EP2C35F672C8N Altera, EP2C35F672C8N Datasheet - Page 46
![IC CYCLONE II FPGA 33K 672-FBGA](/photos/6/72/67268/ep2c35f672c8n_sml.jpg)
EP2C35F672C8N
Manufacturer Part Number
EP2C35F672C8N
Description
IC CYCLONE II FPGA 33K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C35F672C8N
Number Of Logic Elements/cells
33216
Number Of Labs/clbs
2076
Total Ram Bits
483840
Number Of I /o
475
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Logic Blocks
2076
Family Type
Cyclone II
No. Of I/o's
475
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
NANO-CYCLONE - KIT NANOBOARD AND CYCLONEII DC807-1002 - DAUGHTER CARD ALTERA CYCLONE IIP0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1692
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C35F672C8N
Manufacturer:
YAGEO
Quantity:
500 000
Company:
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Embedded Multipliers
Figure 2–18. Multiplier Block Architecture
Note to
(1)
2–34
Cyclone II Device Handbook, Volume 1
If necessary, these signals can be registered once to match the data signal path.
Figure
2–18:
Data A
Data B
Each multiplier operand can be a unique signed or unsigned number.
Two signals, signa and signb, control the representation of each
operand respectively. A logic 1 value on the signa signal indicates that
data A is a signed number while a logic 0 value indicates an unsigned
number.
various operand sign representations. The result of the multiplication is
signed if any one of the operands is a signed value.
Unsigned
Unsigned
Signed
Signed
Table 2–11. Multiplier Sign Representation
Data A (signa Value)
ENA
ENA
D
D
CLRN
CLRN
signa (1)
signb (1)
clock
Q
Q
Table 2–11
ena
aclr
Register
Input
shows the sign of the multiplication result for the
Embedded Multiplier Block
Unsigned
Signed
Unsigned
Signed
Data B (signb Value)
ENA
D
CLRN
Register
Output
Q
Unsigned
Signed
Signed
Signed
Data Out
Altera Corporation
Result
February 2007