EP4CE55F29C8LN Altera, EP4CE55F29C8LN Datasheet - Page 364
EP4CE55F29C8LN
Manufacturer Part Number
EP4CE55F29C8LN
Description
IC CYCLONE IV FPGA 55K 780FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE55F29C8LN
Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
374
Voltage - Supply
0.97 V ~ 1.03 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 364 of 478
- Download datasheet (13Mb)
1–84
Table 1–28. PIPE Interface Ports in ALTGX Megafunction for Cyclone IV GX
Table 1–29. Multipurpose PLL, General Purpose PLL and Miscellaneous Ports in ALTGX Megafunction for
Cyclone IV GX (Part 1 of 2)
Cyclone IV Device Handbook, Volume 2
rx_elecidle
infersel
Note to
(1) For equivalent signals defined in PIPE 2.00 specification, refer to
PLL
Block
Port Name
Table
pll_inclk
pll_locked
pll_areset
coreclkout
1–28:
Port Name
Output
Input/
Input
N/A
Clock Domain
Output
Input
Output
Input
Output
Input/
Clock signal
Asynchronous signal
Asynchronous signal
Clock signal
Clock Domain
Table 1–15 on page
Controls the electrical idle inference mechanism as specified in
on page 1–53
Input reference clock for the PLL (multipurpose PLL or general
purpose PLL) used by the transceiver instance. When configured
with the transmitter and receiver channel configuration in
Deterministic Latency mode, multiple pll_inclk ports are
available as follows.
Configured with PLL PFD feedback—x is the number of channels
selected:
■
■
Configured without PLL PFD feedback:
■
■
PLL (used by the transceiver instance) lock indicator.
PLL (used by the transceiver instance) reset.
■
■
FPGA fabric-transceiver interface clock in bonded modes.
1–50.
(Note 1)
pll_inclk[x-1..0] are input reference clocks for each
transmitter in the transceiver instance
pll_inclk[x+1..x] are input reference clocks for
receivers in the transceiver instance
pll_inclk[0] is input reference clock for transmitters in
the transceiver instance
pll_inclk[1] is input reference clock for receivers in the
transceiver instance
When asserted, the PLL is kept in reset state.
When deasserted, the PLL is active and locks to the input
reference clock.
Chapter 1: Cyclone IV Transceivers Architecture
(Part 2 of 2)
Description
© December 2010 Altera Corporation
Transceiver Top-Level Port Lists
Description
Table 1–17
Related parts for EP4CE55F29C8LN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: