XC4VFX40-10FFG1152C Xilinx Inc, XC4VFX40-10FFG1152C Datasheet - Page 118

no-image

XC4VFX40-10FFG1152C

Manufacturer Part Number
XC4VFX40-10FFG1152C
Description
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX40-10FFG1152C

Number Of Logic Elements/cells
41904
Number Of Labs/clbs
4656
Total Ram Bits
2654208
Number Of I /o
448
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
TI
Quantity:
2 210
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
XILINX
0
Chapter 4: Block RAM
118
Read Operation
Write Operation
Operating Modes
WRITE_FIRST or Transparent Mode (Default)
The read operation uses one clock edge. The read address is registered on the read port,
and the stored data is loaded into the output latches after the RAM access time.
A write operation is a single clock-edge operation. The write address is registered on the
write port, and the data input is stored in memory.
There are three modes of a write operation. The “read during write” mode offers the
flexibility of using the data output bus during a write operation on the same port. Output
mode is set during device configuration. These choices increase the efficiency of block
RAM memory at each clock cycle.
Three different modes are used to determine data available on the output latches after a
write clock edge: WRITE_FIRST, READ_FIRST, and NO_CHANGE.
Mode selection is set by configuration. One of these three modes is set individually for
each port by an attribute. The default mode is WRITE_FIRST.
In WRITE_FIRST mode, the input data is simultaneously written into memory and stored
in the data output (transparent write), as shown in
Data Out
ENABLE
Address
Data In
CLK
WE
DISABLED
0000
Figure 4-2:
www.xilinx.com
XXXX
aa
READ
MEM(aa)
WRITE_FIRST Mode Waveforms
1111
bb
MEM(bb)=1111
WRITE
1111
Figure
2222
cc
MEM(cc)=2222
4-2.
WRITE
UG070 (v2.6) December 1, 2008
2222
Virtex-4 FPGA User Guide
dd
ug070_4_02_071204
XXXX
READ
MEM(dd)
R

Related parts for XC4VFX40-10FFG1152C