XC4005-5PC84C Xilinx Inc, XC4005-5PC84C Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
XC4005-5PC84C
Manufacturer Part Number
XC4005-5PC84C
Description
IC LOGIC CL ARRAY 5000GAT 84PLC
Manufacturer
Xilinx Inc
Series
XC4000r
Datasheet
1.XC4003-6PQ100C.pdf
(40 pages)
Specifications of XC4005-5PC84C
Number Of Logic Elements/cells
466
Number Of Labs/clbs
196
Total Ram Bits
6272
Number Of I /o
61
Number Of Gates
5000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-LCC (J-Lead)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
122-1068
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4005-5PC84C
Manufacturer:
XILINX
Quantity:
210
XC4000, XC4000A, XC4000H Logic Cell Array Families
Figure 18. TBUFs Driving Horizontal Longlines.
Interconnects
The XC4000 families use a hierarchy of interconnect
resources.
•
•
•
Each CLB column has four dedicated Vertical Longlines,
each of these lines has access to a particular Primary
Global Net, or to any one of the Secondary Global Nets.
The Global Nets avoid clock skew and potential hold-time
General purpose single-length and double-length
lines offer fast routing between adjacent blocks, and
highest flexibility for complex routes, but they incur a
delay every time they pass through a switch matrix.
Longlines run the width or height of the chip with
negligible delay variations. They are used for signal
distribution over long distances. Some Horizontal
Longlines can be driven by 3-state or open-drain
drivers, and can thus implement bidirectional buses
or wired-AND decoding.
Global Nets are optimized for the distribution of clock
and time-critical or high-fan-out control signal. Four
pad-driven Primary Global Nets offer shortest delay
and negligible skew. Four pad-driven Secondary
Global Nets have slightly longer delay and more
skew due to heavier loading.
3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.
“KEEPER”
~100 k
+5 V
Open Drain Buffers Implement a Wired-AND Function. When all the buffer
~5 k
D
A
inputs are High the pull-up resistor(s) provide the High output.
D
A
A
D
Z
B
=
Z
Active High T is Identical to
D
Active Low Output Enable.
=
A
D
•
T
D
D
A
B
B
B
•
• ( D
A
+
C
D
D
D
2-24
+ D
B
C
D
•
D
B
OE
)
Figure 17. XC4000 Global Net Distribution. Four Lines per
problems. The user must specify these Global Nets for all
timing-sensitive global signal distribution.
• (
+ D
D
E
C
+
•
D
D
C
C
C
F
+
)
…
… +
Column; Eight Inputs in the Four Chip Corners.
D
N
D
D
•
E
F
N
D
N
N
~5 k
+5 V
SECONDARY
GLOBAL NETS
PRIMARY
GLOBAL NETS
X1007
X1027
X1006