IDTSTAC9752AXNAED1X IDT, Integrated Device Technology Inc, IDTSTAC9752AXNAED1X Datasheet - Page 71

IC CODEC AC'97 MIC/JACK 32-QFN

IDTSTAC9752AXNAED1X

Manufacturer Part Number
IDTSTAC9752AXNAED1X
Description
IC CODEC AC'97 MIC/JACK 32-QFN
Manufacturer
IDT, Integrated Device Technology Inc
Type
Audio Codec '97r
Datasheet

Specifications of IDTSTAC9752AXNAED1X

Resolution (bits)
20 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
Yes
S/n Ratio, Adcs / Dacs (db) Typ
85 / 92
Voltage - Supply, Analog
3.14 V ~ 3.47 V; 4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 3.47 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
STAC9752AXNAED1X
IDT™
AC’97 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK
STAC9752A/9753A
AC’97 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK
7.2.8.
7.2.9.
Bit(s)
15:2
Bit(s)
Bit(s)
15:2
1
0
1
0
1
0
D15
D15
D7
D7
GPIO Pin Mask Register (52h)
Default: 0000h
GPIO Pin Status Register (54h)
Default: 0000h
ReadOnly
Access
Read /
Read /
Write
Write
Read / Write
Read / Write
Read / Write
Read / Write
Read Only
Access
Access
D14
D14
D6
D6
Reset
Value
0
x
x
Reset Value
Reset Value
Name
Rsvd Bit not used, should read back 0
GI1
GI0
0
0
0
0
0
D13
D13
D5
D5
When GPIO1 is configured as output and Register h74 bit[0] = 0 (default), the
value of this register will be placed on the GPIO1 pad.
When GPIO1 is configured as output and Register h74 bit[0] = 1, the GPIO1 pad
will get its value from slot12.
When GPIO1 is configured as input and configured as a sticky writing a 1 does
nothing, writing a 0 clears this bit.
When GPIO1 is configured as input this register reflects the value on the GPIO1
pad after interpretation of the polarity and sticky configurations.
When GPIO0 is configured as output and Register h74 bit[0] = 0 (default), the
value of this register will be placed on the GPIO0 pad.
When GPIO0 is configured as output and Register h74 bit[0] = 1, the GPIO0 pad
will get its value from slot12.
When GPIO0 is configured as input and configured as a sticky writing a 1 does
nothing, writing a 0 clears this bit.
When GPIO0 is configured as input this register reflects the value on the GPIO0
pad after interpretation of the polarity and sticky configurations.
Reserved
Reserved
Reserved
Name
Name
GW1
GW0
GS1
GS0
D12
D12
D4
D4
71
Reserved
Reserved
0 = GPIO1 Non Sticky configuration.
1 = GPIO1 Sticky configuration.
0 = GPIO0 Non Sticky configuration.
1 = GPIO0 Sticky configuration.
Bit not used, should read back 0
0 = GPIO1 interrupt not passed to GPIO_INT slot 12.
1 = GPIO1 interrupt is passed to GPIO_INT slot 12.
0 = GPIO0 interrupt not passed to GPIO_INT slot 12.
1 = GPIO0 interrupt is passed to GPIO_INT slot 12.
D11
D11
D3
D3
Description
D10
D10
STAC9752A/9753A
D2
D2
Description
Description
GW1 (GPIO1) GW0 (GPIO0)
GI1 (GPIO1)
D9
D1
D9
D1
GI0 (GPIO0)
PC AUDIO
D8
D0
D8
D0
V 1.5 1206

Related parts for IDTSTAC9752AXNAED1X