ADV601JS12 Analog Devices Inc, ADV601JS12 Datasheet - Page 17

• Manufacturer Part Number: ADV601JS12
• Description: IC CODEC VIDEO DSP/SRL 160-MQFP
• Manufacturer: Analog Devices Inc
• Type: Video Codecr

Specifications of ADV601JS12

• Rohs Status: RoHS non-compliant
• Data Interface: DSP, Serial
• Resolution (bits): 10 b
• Sigma Delta: No
• Voltage - Supply, Analog: 4.5 V ~ 5.5 V
• Voltage - Supply, Digital: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 160-MQFP, 160-PQFP

DRAM Interface Pins
Name
DDAT[15:0]
DADR[8:0]
RAS
CAS
WE
Serial Port Pins and Timing
DSP Interface Pins
Name
TXD
RXD
TCLK
REV. 0
Pins
16
9
1
1
1
Pins
1
1
1
I/O
I/O
O
O
O
O
I/O
O
I
O
DRAM Data Bus. The ADV601 uses these pins for 16-bit data read/write
Description
operations to the external 256K 16-bit DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601.) These pins are compatible with 30 pF loads.
DRAM Address Bus. The ADV601 uses these pins to form the multiplexed
row/column address lines to the external DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601.) These pins are compatible with 30 pF loads.
DRAM Row Address Strobe. This pin is compatible with 30 pF loads.
DRAM Column Address Strobe. This pin is compatible with 30 pF loads.
DRAM Write Enable. This pin is compatible with 30 pF loads.
Note that the ADV601 does not have a DRAM OE pin. Tie the DRAM’s OE
pin to ground.
Description
Serial Transmit Data. Connect this pin to an optional, external DSP’s serial
interface RXData pin. If no DSP is present, this pin may be left unconnected.
This pin is compatible with 30 pF loads.
The TXD pin is for serial data output from the ADV601. Serial data consists of
16-bit words that are transferred most-significant-bit first.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Serial Receive Data. Connect this pin to an optional, external DSP’s serial
interface TXData pin. If no DSP is present, tie this pin to ground. This pin is
compatible with 30 pF loads.
The RXD pin is for serial data input to the ADV601. Serial data consists of 16-
bit words that are transferred most-significant-bit first.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Serial Data Clock (VCLK/4). Connect this pin to an optional, external DSP’s
serial interface SCLK pin. If no DSP is present, this pin may be left uncon-
nected. This pin is compatible with 30 pF loads.
The TCLK pin is the serial interface clock. Communication in and out of the
ADV601 requires bits of data to be transmitted after a rising edge of TCLK, and
sampled on a falling edge of TCLK. The DSP must be in external bit clock mode
to use TCLK correctly. The codec drives the TCLK frequency at 1/4 VCLK.
Some typical VCLK and TCLK frequencies are as follows:
•
• 27 MHz
• 29.5 MHz
• 24.54 MHz
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
VCLK
–17–
TCLK (= 1/4 VCLK)
6.75 MHz
7.375 MHz
6.135 MHz
ADV601