ADV601JS12 Analog Devices Inc, ADV601JS12 Datasheet - Page 19

• Manufacturer Part Number: ADV601JS12
• Description: IC CODEC VIDEO DSP/SRL 160-MQFP
• Manufacturer: Analog Devices Inc
• Type: Video Codecr

Specifications of ADV601JS12

• Rohs Status: RoHS non-compliant
• Data Interface: DSP, Serial
• Resolution (bits): 10 b
• Sigma Delta: No
• Voltage - Supply, Analog: 4.5 V ~ 5.5 V
• Voltage - Supply, Digital: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 160-MQFP, 160-PQFP

REV. 0
Host Interface Pins (Continued)
Name
BE0–BE3 (Cont.)
CS
WR
RD
ACK
FIFO_ERR
FIFO_SRQ
Pins
4
1
1
1
1
1
1
I/O
I
I
I
I
O
O
O
Description
Some important notes for 8- and 16-bit interfaces are as follows:
• When using these byte enable pins, the byte order is always the lowest byte
•
• The ADV601 advances to the next 32-bit compressed data FIFO location
•
•
•
• The ADV601 advances to the next 16-bit indirect register after the BE1 pin
•
•
Host Chip Select. This pin operates as follows:
• LO Qualifies Host Interface control signals
• HI Three-states DATA[31:0] pins
Host Write. Host register writes occur on the rising edge of this signal.
Host Read. Host register reads occur on the low true level of this signal.
Host Acknowledge. The ADV601 acknowledges completion of a Host Inter-
face access by asserting this pin. Most Host Interface accesses (other than the
compressed data register access) result in ACK being held high for at least one
wait cycle, but some exceptions to that rule are as follows:
• A full FIFO during decode operations causes the ADV601 to de-assert
•
•
• An empty FIFO during encode operations causes the ADV601 to de-assert
FIFO Error. This condition indicates that the host has been unable to keep up
with the ADV601’s compressed data supply or demand requirements. If this
condition occurs for a long time during encode, the data stream may be cor-
rupted. If this condition occurs for a long time during decode, the video out-
put may be corrupted. The state of this pin also appears in the Interrupt Mask/
Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin)
based on the state of the FIFO_ERR pin. This pin operates as follows:
• LO No FIFO Error condition (FIFOERR bit LO)
• HI FIFO overflow (encode) or underflow (decode) (FIFOERR bit HI)
FIFO Service Request. This pin is an active high signal indicating that the
FIFO needs to be serviced by the host. (see FIFO Control register). The state
of this pin also appears in the Interrupt Mask/Status register. Use the interrupt
mask to assert a Host interrupt (HIRQ pin) based on the state of the FIFO_SRQ
pin. This pin operates as follows:
• LO No FIFO Service Request condition (FIFOSRQ bit LO)
• HI FIFO needs service is nearly full (encode) or nearly empty (decode)
During encode, FIFO_SRQ is LO when the SWR bit is cleared (0) and goes
HI when the FIFO is nearly full (see FIFO Control register).
During decode, FIFO_SRQ is HI when the SWR bit is cleared (0), because
FIFO is empty, and goes LO when the FIFO is filled beyond the nearly empty
condition (see FIFO Control register).
(drive HI) the ACK pin, holding off further reads until one location is filled.
to the higher bytes.
after the BE3 pin is asserted then de-asserted (when accessing the Com-
pressed Data register); so the FIFO location only advances when and if the
host reads or writes the MSB of a FIFO location.
is asserted then de-asserted; so the register selection only advances when
and if the host reads or writes the MSB of a 16-bit indirect register.
(drive HI) the ACK pin, holding off further writes of compressed data until
the FIFO has one available location.
–19–
ADV601