ISP1161A1BD ST-Ericsson Inc, ISP1161A1BD Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1161A1BD
Manufacturer Part Number
ISP1161A1BD
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1161A1BMGA.pdf
(137 pages)
Specifications of ISP1161A1BD
Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1162
ISP1161A1BD,157
ISP1161A1BD,157
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1161A1BD
Manufacturer:
PHILIPS
Quantity:
319
Part Number:
ISP1161A1BD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1161A1BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BDTM
Manufacturer:
LATTICE
Quantity:
201
Company:
Part Number:
ISP1161A1BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
9397 750 13961
Product data
Event A (see
with bit INTENA set to logic 0, an interrupt will not be generated at pin INT2.
However, it will be registered in the corresponding DcInterrupt register bit.
Event B (see
because bit SOF in the DcInterrupt register is already asserted.
Event C (see
be asserted. The bold dashed line shows the desired behavior of pin INT2.
De-assertion of pin INT2 can be achieved in the following manner. Bits[23:8] of the
DcInterrupt register are endpoint interrupts. These interrupts are cleared on reading
their respective DcEndpointStatus register. Bits[7:0] of the DcInterrupt register are
bus status and EOT interrupts that are cleared on reading the DcInterrupt register.
Make sure that bit INTENA is set to logic 1 when you perform the clear interrupt
commands.
For more information on interrupt control, see
Section
13.3.6.
Figure
Figure
Figure
Rev. 03 — 23 December 2004
22): When an interrupt event occurs (for example, SOF interrupt)
22): When bit INTENA is set to logic 1, pin INT2 is asserted
22): If the firmware sets bit INTENA to logic 0, pin INT2 will still
USB single-chip host and device controller
Section
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
13.1.3,
ISP1161A1
Section 13.1.5
and
23 of 136