DP83916VF National Semiconductor, DP83916VF Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DP83916VF
Manufacturer Part Number
DP83916VF
Description
IC CTRLR ORIENT NETWK IN 132PQFP
Manufacturer
National Semiconductor
Series
SONIC™r
Datasheet
1.DP83916VF.pdf
(96 pages)
Specifications of DP83916VF
Controller Type
Network Interface Controller (NIC)
Interface
Bus
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Supply
-
Voltage - Supply
-
Operating Temperature
-
Other names
*DP83916VF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP83916VF
Manufacturer:
National
Quantity:
226
Part Number:
DP83916VF
Manufacturer:
NS/国半
Quantity:
20 000
SHARED-MEMORY ACCESS PINS
USER DEFINABLE PINS
POWER AND GROUND PINS
MREQ
SMACK
USR0 1
VCC1 –5
TXVCC
RXVCC
PLLVCC
VCCL
GND1–6
TXGND
ANGND
GNDL
5 0 Bus Interface
Symbol
Driver
Type
TRI
TP
Direction
(Continued)
I O Z
O
I
Memory Request The system asserts this signal low when it attempts to access the
shared-buffer RAM The on-chip arbiter resolves accesses between the system and the
SONIC-16
Note Both CS and MREQ must not be asserted concurrently If these signals are
successively asserted there must be at least two bus clocks between the deasserting
edge of the first signal and the asserting edge of the second signal
Slave and Memory Acknowledge SONIC-16 asserts this dual function pin low in
response to either a Chip Select (CS) or a Memory Request (MREQ) when the SONIC-
16’s registers or it’s buffer memory is available for accessing This pin can be used for
enabling bus drivers for dual-bus systems
User Define 0 1 These signals are inputs when SONIC-16 is hardware reset and are
outputs when SONIC-16 is a bus master (HLDA or BGACK) When hard reset (RST) is
low these signals input directly into bits 8 and 9 of the Data Configuration register
(DCR) respectively The levels on these pins are latched on the rising edge of RST
During busmaster operations (HLDA or BGACK is active) these pins are outputs whose
levels are programmable through bits 11 and 12 of the DCR respectively The USR0 1
pins should be pulled up to V
recommended
Power The
Power These pins are the
pins must be tied to V
Ground The ground reference for the digital portions of the SONIC-16
Ground These pins are the ground references for the SONIC-16 ENDEC unit These
pins must be tied to ground even if the internal ENDEC is not used
TABLE 5-1 Pin Description (Continued)
a
5V power supply for the digital portions of the SONIC-16
50
CC
even if the internal ENDEC is not used
a
CC
5V power supply for the SONIC-16 ENDEC unit These
or pulled down to ground A 4 7 k
Description
pull-up resistor is