CY7C924ADX-AXC Cypress Semiconductor Corp, CY7C924ADX-AXC Datasheet
CY7C924ADX-AXC
Specifications of CY7C924ADX-AXC
CY7C924ADX-AXC
Available stocks
Related parts for CY7C924ADX-AXC
CY7C924ADX-AXC Summary of contents
Page 1
... The embedded FIFOs may also be bypassed to create a reference locked serial transmission link. For those systems requiring even greater FIFO storage capability, external FIFOs may directly couple to the CY7C924ADX device through the parallel interface without additional glue-logic. You can configure the TTL parallel I/O interface as either a FIFO (configurable for UTOPIA emulation or for depth expansion through external FIFOs pipeline register extender ...
Page 2
... Contents CY7C924ADX Transceiver Logic Block Diagram .......... 3 Pin Configuration ............................................................. 4 Pin Descriptions CY7C924ADX HOTLink Transceiver ............................... 5 CY7C924ADX HOTLink Operation ................................ 13 Overview ................................................................... 13 Transmit Data Path ................................................... 13 Receive Data Path .................................................... 14 CY7C924ADX HOTLink Transceiver Block Diagram Description ...................................................... 15 Transmit Input/Output Register ................................. 15 Transmit FIFO ........................................................... 15 Transmit Formatter and Validation ............................ 16 Encoder Block ........................................................... 17 Transmit Shifter ......................................................... 17 Routing Matrix ...
Page 3
... CY7C924ADX Transceiver Logic Block Diagram TXDATA TX STATUS 13 3 Output Register Input Register Flags Transmit FIFO MUX Transmit Formatter Pipeline Register Byte-Packer BIST LFSR 8B/10B Encoder MUX Serial Shifter LOOPBACK CONTROL DLB[1:0] LOOPTX 3 LOOPBACK OUTA CONTROL Document #: 38-02008 Rev. *G CONTROL TXCLK RX MODE ...
Page 4
... TXRST* 16 VDD 17 TXEN* 18 RXHALF* 19 TXSC/D* 20 RXEMPTY* 21 TXDATA[0] 22 RXSOC/RXDATA[11] 23 RXMODE[1] 24 RXMODE[ Document #: 38-02008 Rev. *G TQFP Top View CY7C924ADX CY7C924ADX SPDSEL 74 RANGESEL 73 RFEN 72 TXFULL* 71 AM* 70 TXHALF* 69 RXEN* 68 TXCLK 67 RXRST* 66 VSS 65 RXSC/D* 64 VDD 63 VSS 62 VDD 61 RXDATA[0] 60 TXEMPTY* 59 RXDATA[ XSOC/TXDATA[1 57 VSS 56 TXSVS/TXDATA[10] 55 VDD 54 TXHALT*/TXDATA[9] ...
Page 5
... Pin Descriptions CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number Transmit Path Signals 44, 42, TXDATA[7:0] TTL input, sampled 40, 36, on TXCLK↑ or 34, 32, REFCLK↑, 30, 22 Internal Pull Up 46 TXINT/ TTL input, sampled TXDATA[8] on TXCLK↑ or REFCLK↑, Internal Pull Up 54 TXHALT*/ ...
Page 6
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 20 TXSC/D* TTL input, sampled on TXCLK↑ or REFCLK↑, Internal Pull Up 18 TXEN* TTL input, sampled on TXCLK↑ or REFCLK↑, Internal Pull Up 9 TXSTOP* TTL input, sampled on TXCLK↑, Internal Pull Up ...
Page 7
... RXINT is set HIGH. When a C3.0 (K28.3) special code is received RXINT is set LOW. These special codes are generated in response to equivalent transitions on the TXINT input of an attached CY7C924ADX HOTLink transceiver. This signal is extracted before the Receive FIFO and (except for Receive Discard Policy 0) the associated command codes are not considered “data” entered into the Receive FIFO and are discarded ...
Page 8
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 31 RXDATA[9] Bidirectional TTL, changes following RXCLK↑, or sampled by RXCLK↑ 29 RXRVS/ Bidirectional TTL, RXDATA[10] changes following RXCLK↑, or sampled by RXCLK↑, Internal Pull Up 23 RXSOC/ Bidirectional TTL, RXDATA[11] changes following RXCLK↑ ...
Page 9
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 69 RXEN* TTL input, sampled on RXCLK↑, Internal Pull Up 8 RXCLK Bidirectional TTL clock, Internal Pull-Up 10 RXFULL* 3-state TTL output, changes following RXCLK↑ 19 RXHALF* TTL output, changes following RXCLK↑ ...
Page 10
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 21 RXEMPTY* 3-state TTL output, changes following RXCLK↑ 67 RXRST* TTL input, sampled on RXCLK↑, Internal Pull Up 73 RFEN TTL input, asynchronous, Internal Pull Up 77 RXBISTEN* TTL input, asynchronous, Internal Pull Up ...
Page 11
... TXEN*. When configured for Cascade mode where the CY7C924ADX device is cascaded with external FIFOs (EXTFIFO is HIGH), TXEN, RXEN, the Full and Empty FIFO flags are active HIGH (the Half-full flag is always active LOW). TXEN is driven by the empty flag of an attached CY7C42X5 FIFO, and RXEN is driven by the Almost Full flag of an attached CY7C42X5 FIFO ...
Page 12
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 50 BYTE8/10* Static control input TTL levels Normally wired HIGH or LOW 52, 51 RESET*[1:0] TTL input, 1 TEST* TTL input, asynchronous. Normally wired HIGH Analog I/O and Control 89, 90, OUTA± PECL-compatible 81, 82 OUTB± ...
Page 13
... The CY7C924ADX offers a large feature set can be used in a wide range of host systems. Some of the configuration options are: ■ ...
Page 14
... CY7C924ADX to directly couple to host systems, registers, state machines, FIFOs, and so on, with minimal and in many cases no external glue logic. Encoder Data from the host interface or Transmit FIFO is next passed to an encoder block. The CY7C924ADX contains an internal 8B/10B encoder that is used to improve the serial transport characteristics of the data ...
Page 15
... Figure 2, captures the In UTOPIA timing, the TXEMPTY* and TXFULL* outputs and TXEN* input, are all active LOW signals. If the CY7C924ADX is addressed by AM “selected” when TXEN* is asserted LOW. Following selection, data is written into the Transmit FIFO on every clock TXCLK cycle where TXEN* remains LOW ...
Page 16
... The 111b character format sends serial addresses to attached receivers. These serial addresses allow a host to direct (the following) data to a specific destination or destinations, when the CY7C924ADX devices are connected in a ring or bus topology. The Serial Address marker may also be used to send packet identification fields, sequence numbers, or other high level routing information for those point-to-point connections that do not require physical address capabilities ...
Page 17
... Receiver. The specific patterns generated are described in detail in the Cypress application note “HOTLink Built-In Self-Test.” The sequence generated by the CY7C924ADX is identical to that in the HOTLink CY7B923 and HOTLink II family CYP(V)15G0x0x, allowing the user to build interoperable systems when the devices are used at compatible serial signaling rates. ...
Page 18
... CURSET provides a character rate clock used by the Transmit Controller resistor for that state machine. CURSET The clock multiplier PLL can accept a REFCLK input between 8.33 MHz and 40 MHz, however, this clock range is limited by CY7C924ADX Data Connections 0 TRANSMIT SHIFTER A/B* INB RECEIVE ...
Page 19
... CY7C924ADX as selected by the SPDSEL and RANGESEL inputs, and to a limited extent, by the BYTE8/10*, ENCBYP* and FIFOBYP* signals. the SPDSEL and RANGESEL for the case where the FIFOs and encoding are enabled. Table 5 provides the multiplier factors and clocking ranges for various combinations of signals ...
Page 20
... TXINT is used to send one of two interrupt characters from the local transmitter to a remote receiver. While it also bypasses the Transmit FIFO, it does not directly stop data transmission. The Transmit Control State Machine responds to transitions on the TXINT input. When TXINT transitions from 0→1, a C0.0 CY7C924ADX Serial Data Rate Multiplier (MBd) Factor ...
Page 21
... This counter is free running and generates outputs at the bit rate divided by 10 (12 when the BYTE8/10* and ENCBYP* are LOW). When the Receive FIFO is bypassed, one of these generated clocks is driven out the RXCLK pin. CY7C924ADX Page ...
Page 22
... The protocol enhancements of the transmit path are mirrored in the receive path logic. The majority of these enhancements require that the Receive FIFO be enabled to allow the CY7C924ADX to manage the data stream. In addition to the standard 10B/8B decoding used for character reception and recovery, the CY7C924ADX also supports: ■ ...
Page 23
... When this serial address is received it may be passed to the Receive FIFO or discarded (see Address Matching For those modes where address matching is enabled, the CY7C924ADX’s ability to accept or discard data can be controlled by the remote transmitter. This is often useful in config- urations with one or more data sources and multiple data desti- nations. ...
Page 24
... RXEMPTY* flag indicates an empty condition for all C5.0 characters. When any other character is present, this flag indicates that valid or “interesting” Data or Special Characters are present. CY7C924ADX Table 7. 00 Keep all received characters 01 Process Commands, discard all but the last C5 ...
Page 25
... RXCLK. When the Receive FIFO is enabled (FIFOBYP* = H), the FIFO status flag outputs of this register are placed in a High-Z state when the CY7C924ADX is not addressed (AM* is sampled HIGH). The RXDATA bus output drivers are enabled when the device is selected by RXEN* being asserted in the ...
Page 26
... RXSC/D* is used to select the operating mode (multicast or unicast) of the Serial Address Register. Figure 6. Serial Address Register Format and Access RXDATA[9] or [7] MSB CY7C924ADX [3] Decoded 10-bit Byte-Packed Undecoded 12-bit Character Stream Character Stream (10-bit characters) HIGH LOW ...
Page 27
... User guidelines are not tested. Storage temperature ................................ –65 °C to +150 °C Ambient temperature with power applied ........................................... –55 °C to +125 °C Supply voltage to ground potential ...............–0 +6 voltage applied to outputs in high-Z State ..................................... –0 CY7C924ADX DC Electrical Characteristics Parameter Description TTL Outputs V Output HIGH Voltage OHT ...
Page 28
... TTL AC Test Load 3.0 V 3 0.8 V 0.0 V ≤ (c) TTL Input Test Waveform CY7C924ADX Transmitter TTL Switching Characteristics, FIFO Enabled Parameter f TXCLK Clock Cycle Frequency With Transmit FIFO Enabled TS t TXCLK Period TXCLK t TXCLK HIGH Time TXCPWH t TXCLK LOW Time ...
Page 29
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Enabled Parameter f RXCLK Clock Cycle Frequency With Receive FIFO Enabled RIS t RXCLK Input Period RXCLKIP t RXCLK Input HIGH Time RXCPWH t RXCLK Input LOW Time RXCPWL [8] t RXCLK Input Rise Time RXCLKIR [8] t RXCLK Input Fall Time ...
Page 30
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Bypassed Parameter [12] f RXCLK Clock Output Frequency—100 to 200 MBaud ROS (RANGESEL is HIGH, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—50 to 100 MBaud (RANGESEL is LOW, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—100 to 200 MBaud ...
Page 31
... CY7C924ADX REFCLK Input Switching Characteristics Parameter Description f REFCLK Clock Frequency—50 to 100 MBaud, 10-bit REF mode, encoder bypass, REFCLK = 2x character rate REFCLK Clock Frequency—50 to 100 MBaud, 8-bit mode, REFCLK = 2x character rate f REFCLK Clock Frequency—50 to 100 MBaud, 10-bit REF mode, encoder bypass, REFCLK = 4x character rate REFCLK Clock Frequency— ...
Page 32
... CY7C924ADX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface UTOPIA Timing Write Cycle TXCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* Asynchronous (FIFO) Interface Output Enable Timing TXCLK Note 24 TXEN* AM* TXRST* TXFULL* TXHALF* TXEMPTY* Notes 23. When writing data from a UTOPIA compliant interface (EXTFIFO = L), the write data is captured on the same clock cycle as the data. ...
Page 33
... CY7C924ADX HOTLink Transmitter Switching Waveforms Synchronous Interface Cascade Timing Write Cycle REFCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY Synchronous Interface UTOPIA Timing Write Cycle REFCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* Document #: 38-02008 Rev REFCLK t t REFH REFL t TRXA t REFENS t TRXA ...
Page 34
... CY7C924ADX HOTLink Transmitter Switching Waveforms Synchronous Interface Output Enable Timing REFCLK Note 24 TXEN* AM* TXFULL* TXHALF* TXEMPTY* CY7C924ADX HOTLink Receiver Switching Waveforms Cascade Timing Read Cycle RXCLK t RXENS RXEN READ RXEMPTY RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL RXHALF* AM* Note 25. On inhibited reads when RXEN* is deasserted or BISTEN* is asserted the Receive FIFO goes empty, the data outputs do not change. ...
Page 35
... CY7C924ADX HOTLink Receiver Switching Waveforms UTOPIA Timing Read Cycle RXCLK t RXENS t RXENS READ RXEN* RXEMPTY* RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL* RXHALF* AM* Output Enable Timing RXCLK RXEN* Note 25 AM* RXFULL* RXHALF* RXEMPTY* RXDATA[11:0] RXINT RXSC/D* Document #: 38-02008 Rev RXCLKOP t RXCLKIP t t RXCLKOH ...
Page 36
... The CY7C924ADX is highly configurable with multiple modes of operation. In the transmit section of the CY7C924ADX, data moves from the input register, through the Transmit FIFO, to the 8B/10B Encoder. The encoded data is then shifted serially out the OUTx± ...
Page 37
... HIGH or LOW. To place the CY7C924ADX into synchronous modes, FIFOBYP* must be LOW. This mode is usually used for products that must meet specific predefined protocol requirements, and cannot tolerate the uncontrolled insertion of C5.0 fill characters. The host system is required to asset TXEN* and to provide new data at every appro- priate rising edge of REFCLK to maintain the data stream ...
Page 38
... These modes are selected using the FIFOBYP*, ENBYP* and BYTE8/10* Document #: 38-02008 Rev. *G CY7C924ADX Transceiver. These modes can be reduced to five primary classes: ■ Synchronous Decoded ■ Synchronous Undecoded ■ Asynchronous Decoded ■ ...
Page 39
... Receive FIFO with these same bits set, it may be used to indicate that the data on the RXDATA bus is an Expanded Command. Serial Addressing The CY7C924ADX receive path can be directed to accept all characters only accept that data specifically addressed to it. This address control is managed through an embedded Address Compare Register in the receiver logic ...
Page 40
... BIST Enable Inputs There are separate BIST enable inputs for the transmit and receive paths of the CY7C924ADX. These inputs are both active LOW; i.e., BIST is enabled in its respective section of the device when the BIST enable input is determined logic-0 level. ...
Page 41
... Receive FIFO. If the receive data state machine was in the middle of processing a multi-character sequence or other atomic operation (e.g., a start of cell marker and its CY7C924ADX OUTA± OUTB± INA± INB± ...
Page 42
... Note. If the CY7C924ADX is set to match all data (all 1s in the multicast match field), then it is not necessary to get an address match before receiving data following the termination of BIST. On reset or when programmed to this state, the device ignores all serial address commands and matches all data ...
Page 43
... Document #: 38-02008 Rev. *G Address Match and FIFO Flag Access The CY7C924ADX makes use of a single active-LOW Address Match (AM*) to generate address-match conditions. When this input is LOW it is equivalent to an ATM address compare on both the TXADDR and RXADDR buses. This allows multiple ...
Page 44
... TXDATA (Cascade Timing) TXFULL* Notes 26. Signals labeled in italics are internal to the CY7C924ADX. 27. Signals shown as dotted lines represent the differences in timing and active state of signals when operated in Cascade Timing. Document #: 38-02008 Rev. *G All normal forms of selection require that an Address Match condition must exist (AM* sampled LOW) either at the same time ...
Page 45
... Synchronous With UTOPIA Timing and Control (Receive FIFO Bypassed) When the Receive FIFO is bypassed (FIFOBYP* is LOW and not in a byte-packed mode), the CY7C924ADX must still be selected to enable the output drivers for the RXDATA bus. With the Receive FIFO bypassed, RXCLK becomes a synchronous output clock operating at the character rate ...
Page 46
... Full state caused by normal FIFO data writes. For normal FIFO write operations, when Full is first asserted, the Transmit FIFO can still accept up to eight additional writes of data. When a Full state is asserted due to a Transmit FIFO reset operation, the FIFO will not accept any additional data. CY7C924ADX Valid Page ...
Page 47
... RXEN*), the selection is ignored, and the device remains unselected until RXEN* is deasserted, and reasserted in a following RXCLK cycle. Figure 14. Transmit FIFO Reset Sequence Note 27 Note 27 Not Full Note 27 Not Empty CY7C924ADX on page 48. Upon recognition of a Receive FIFO Not Full Full Empty Page ...
Page 48
... Figure 15. Invalid Transmit FIFO Reset Sequence with TXEN* Asserted TXCLK TXRST* TXEN* AM* [26] Tx_RstMatch [26] Tx_Match [26] Tx_FIFO_Reset TXFULL* RXCLK RXRST* RXEN* Note 27 AM* [26] Rx_RstMatch [26] Rx_Match [26] Rx_FIFO_Reset RXEMPTY* Document #: 38-02008 Rev. *G Note 27 Note 27 Not Full Figure 16. Receive FIFO Reset Sequence Note 27 Not Empty CY7C924ADX Empty Page ...
Page 49
... Code selected by Fibre Channel Standard consist of a distinct and easily recognizable bit pattern (the Special Character Comma) that assists a Receiver in achieving word alignment on the incoming bit stream. Figure 17. Serial Address Register Access Write Register CY7C924ADX Figure 17. If the Read Register Page ...
Page 50
... Running disparity for a Transmission Character is calculated from sub-blocks, where the first six bits (abcdei) form one sub-block and the second four bits (fghj) form the other CY7C924ADX Page ...
Page 51
... Transmission Character in which the error occurred. shows an example of this behavior. Character RD Character D21.1 – D10.2 101010 1001 – 010101 0101 101010 1011 + 010101 0101 D21.0 + D10.2 CY7C924ADX Data OUT Hex Value 765 43210 000 00000 000 00001 000 00010 . . . ...
Page 52
... D0.3 011 00000 100010 0101 D1.3 011 00001 010010 0101 D2.3 011 00010 110001 0101 D3.3 011 00011 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 100111 1001 011000 1001 011101 1001 100010 1001 101101 1001 010010 1001 110001 1001 ...
Page 53
... D4.5 101 00100 101001 0010 D5.5 101 00101 011001 0010 D6.5 101 00110 000111 0010 D7.5 101 00111 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 110101 0011 001010 1100 101001 1100 101001 0011 011001 1100 011001 0011 111000 1100 ...
Page 54
... D8.7 111 01000 100101 0110 D9.7 111 01001 010101 0110 D10.7 111 01010 110100 0110 D11.7 111 01011 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 111001 1010 000110 1010 100101 1010 100101 1010 010101 1010 010101 1010 110100 1010 ...
Page 55
... D28.7 111 11100 010001 0110 D29.7 111 11101 100001 0110 D30.7 111 11110 010100 0110 D31.7 111 11111 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 001101 1110 001101 0001 101100 1110 101100 1000 011100 1110 011100 1000 010111 0001 ...
Page 56
... Code Rule Violation and SVS Tx Pattern 111 00000 100111 111 00001 001111 111 00010 110000 Running Disparity Violation Pattern 111 00100 110111 CY7C924ADX [28, 29] Current RD+ fghj abcdei fghj 0100 110000 1011 1001 110000 0110 0101 110000 1010 0011 110000 ...
Page 57
... SS This is a typical printed circuit board layout showing example placement of power supply bypass components and other components mounted on the same side as the CY7C924ADX. Other layouts, including cases with components mounted on the reverse side would work as well. Document #: 38-02008 Rev. *G ± ...
Page 58
... Ordering Information Ordering Code Package Name CY7C924ADX-AXC A100 Ordering Code Definitions CY 7C 924A DX Document #: 38-02008 Rev. *G Package Type 100-pin thin quad flat pack - Pb-free - Temperature grade Commercial Pb-free Package Type TQFP Full duplex Base Part number: HOTLink Technology: CMOS Company Code Cypress ...
Page 59
... Package Diagram Figure 18. 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100SA Document #: 38-02008 Rev. *G CY7C924ADX 51-85048 *E Page ...
Page 60
... TDO test data out TDI test data in Document #: 38-02008 Rev. *G Document Conventions Table 14. Units of Measure Acronym Description °C degree Celsius kΩ Kilo ohm µA microampere µs microsecond mA milliampere ms millisecond mV millivolt nA nanoampere Ω ohm pF picofarad V volt W watt CY7C924ADX Page ...
Page 61
... Added Lead-free option package and removed Leaded package in ordering infor- mation Updated template. Added Table of Contents Removed pruned part CY7C924ADX-AI and added part CY7C924ADX-AXI Updated package diagram Updated template according to current Cypress standards. Added ordering code definitions, acronyms, and units of measure. ...
Page 62
... HOTLink is a registered trademark of Cypress Semiconductor. ESCON and IBM are registered trademarks of International Business Machines. All product and company names mentioned in this document are the trademarks of their respective holders. cypress.com/go/plc cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB Revised August 2, 2011 CY7C924ADX PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | ...