VSC8601XKN Vitesse Semiconductor Corp, VSC8601XKN Datasheet - Page 50

IC PHY 10/100/1000 64-EP-LQFP

VSC8601XKN

Manufacturer Part Number
VSC8601XKN
Description
IC PHY 10/100/1000 64-EP-LQFP
Manufacturer
Vitesse Semiconductor Corp
Type
PHY Transceiverr
Datasheets

Specifications of VSC8601XKN

Number Of Drivers/receivers
1/1
Protocol
Gigabit Ethernet
Voltage - Supply
2.5V, 3.3V
Mounting Type
Surface Mount
Package / Case
64-LQFP Exposed Pad, 64-eLQFP, 64-HLQFP
Case
TQFP
Dc
06+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
907-1028

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
VSC8601XKN
Manufacturer:
KYOCERA/AVX
Quantity:
20 000
Part Number:
VSC8601XKN
Manufacturer:
VITESSE
Quantity:
1 235
Part Number:
VSC8601XKN
Manufacturer:
Vitesse Semiconductor Corporation
Quantity:
10 000
Part Number:
VSC8601XKN
Manufacturer:
VITESSE
Quantity:
20 000
Company:
Part Number:
VSC8601XKN
Quantity:
28 588
4.2.20
Table 27.
4.2.21
Table 28.
Revision 4.1
September 2009
Extended PHY Control Set 1
The bits in the extended control set control the MAC auto-negotiation functioning,
SGMII alignment errors, and EEPROM status. The following table lists the available
settings.
Extended PHY Control 1, Address 23 (0x17)
Note After configuring bit 12 of the extended PHY control register set 1, a software
reset (register 0, bit 15) must be written to change the device operating mode. Bit 1
allows for flexibility in printed circuit board layouts because it can reorder the TXD pins.
Extended PHY Control Set 2
The second set of extended controls is located in register 24 in the main register space
for the device. The following table lists the settings and readouts available.
Extended PHY Control 2, Address 24 (0x18)
Bit
15:9
8
7:6
5
4:1
0
Bit
15:13
12:4
When bits 11:0 are set to 00, the squelch threshold levels are based on the IEEE
standard for 10BASE-T. When set to 01, the squelch level is decreased, which may
improve the bit error rate performance on long loops. When set to 10, the squelch
level is increased and may improve the bit error rate in high-noise environments.
Name
Reserved
RGMII skew timing
compensation
enable
Reserved
ActiPHY mode
enable
Reserved
Reserved
Name
100BASE-TX edge
rate control
Reserved
Access
Access
R/W
R/W
RO
RO
RO
RO
R/W
RO
Description
This is a sticky bit.
0 = Disabled.
1 = Adds 2 ns delay to the RX_CLK and
TX_CLK pins.
This is a sticky bit.
1 = Enabled.
Description
011 = +5 Edge rate (slowest).
010 = +4 Edge rate.
001 = +3 Edge rate.
000 = +2 Edge rate.
111 = +1 Edge rate.
110 = Default edge rate.
101 = –1 Edge rate.
100 = –2 Edge rate (fastest).
This is a sticky bit.
VSC8601 Datasheet
Configuration
Default
Default
Page 50
CMODE
CMODE
110

Related parts for VSC8601XKN