ICS1893YI-10LF IDT, Integrated Device Technology Inc, ICS1893YI-10LF Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS1893YI-10LF
Manufacturer Part Number
ICS1893YI-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Specifications of ICS1893YI-10LF
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Compliant
Other names
1893YI-10LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
390
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS1893YI-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Chapter 4 Operating Modes Overview
ICS1893Y-10 Rev F 1/20/04
The ICS1893Y-10 operating modes and interfaces are configurable with one of two methods. The HW/SW
(hardware/software) pin determines which method the ICS1893Y-10 is to use, either its hardware pins or its
register bits. When the HW/SW bit is logic zero the ICS1893Y-10 is in hardware mode. In hardware mode,
the hardware pins have priority over the internal registers for establishing the configuration settings of the
ICS1893Y-10. When the HW/SW bit is logic one the ICS1893Y-10 is in software mode. In software mode,
the internal register bits have priority over the hardware pins for establishing the configuration settings of
the ICS1893Y-10. The register bits are typically controlled from software.
The ICS1893Y-10 register bits are accessible through a standard MII (Media Independent Interface) Serial
Management Port. Even when the ICS1893Y-10 MAC/Repeater Interface is not supporting the standard
MII Data Interface, access to the Serial Management Port is provided (that is, operation of the Serial
Management Port is independent of the MAC/Repeater Interface configuration).
The ICS1893Y-10 provides a number of configuration functions to support a variety of operations. For
example, the MAC/Repeater Interface can be configured to operate as a 10M MII, a 100M MII, a 100M
Symbol Interface, a 10M Serial Interface, or a Link Pulse Interface. The protocol on the Medium Dependent
Interface (MDI) can be configured to support either 10M or 100M operations in either half-duplex or
full-duplex modes.
The ICS1893Y-10 is fully compliant with the ISO/IEC 8802-3 standard, as it pertains to both 10Base-T and
100Base-TX operations. The feature-rich ICS1893Y-10 allows easy migration from 10-Mbps to 100-Mbps
operations as well as from systems that require support of both 10M and 100M links.
This chapter is an overview of the following ICS1893Y-10 modes of operation:
•
•
•
•
•
•
•
Section 4.1, “Reset Operations”
Section 4.2, “Power-Down Operations”
Section 4.3, “Automatic Power-Saving Operations”
Section 4.4, “Auto-Negotiation Operations”
Section 4.5, “100Base-TX Operations”
Section 4.6, “10Base-T Operations”
Section 4.7, “Half-Duplex and Full-Duplex Operations”
ICS1893Y-10 - Release
Copyright © 2004, Integrated Circuit Systems, Inc.
All rights reserved.
19
Chapter 4 Operating Modes Overview
January, 2004