STM32F101RDT6TR STMicroelectronics, STM32F101RDT6TR Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F101RDT6TR
Manufacturer Part Number
STM32F101RDT6TR
Description
16/32-BITS MICROS
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet
1.STM32F101RET6.pdf
(106 pages)
Specifications of STM32F101RDT6TR
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
36MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
51
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F101RDT6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Electrical characteristics
58/106
Table 32.
1. C
2. Based on characterization, not tested in production.
Figure 23. Asynchronous multiplexed NOR/PSRAM read waveforms
t
t
t
t
t
t
t
t
t
t
t
t
w(NE)
v(NWE_NE)
w(NWE)
h(NE_NWE)
v(A_NE)
h(A_NWE)
v(BL_NE)
h(BL_NWE)
v(Data_NE)
h(Data_NWE)
v(NADV_NE)
w(NADV)
Symbol
L
= 15 pF.
FSMC_NBL[1:0]
FSMC_ AD[15:0]
FSMC_A[25:16]
FSMC_NADV
FSMC_NWE
FSMC_NOE
Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings
FSMC_NE
FSMC_NE low time
FSMC_NEx low to FSMC_NWE low
FSMC_NWE low time
FSMC_NWE high to FSMC_NE high hold time
FSMC_NEx low to FSMC_A valid
Address hold time after FSMC_NWE high
FSMC_NEx low to FSMC_BL valid
FSMC_BL hold time after FSMC_NWE high
FSMC_NEx low to Data valid
Data hold time after FSMC_NWE high
FSMC_NEx low to FSMC_NADV low
FSMC_NADV low time
Parameter
Doc ID 14610 Rev 7
t
t
t
v(NADV_NE)
v(A_NE)
v(A_NE)
t
t
t
v(NOE_NE)
v(BL_NE)
w(NADV)
Address
STM32F101xC, STM32F101xD, STM32F101xE
Address
t
h(AD_NADV)
t
w(NE)
NBL
t
su(Data_NOE)
t
t
w(NOE)
T
su(Data_NE)
3T
T
T
T
T
T
Data
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
t
h(NE_NOE)
t
Min
h(BL_NOE)
t
h(A_NOE)
– 0.5
– 0.5
– 0.5
– 1
3T
T
T
T
T
7.5
1.5
5.5
HCLK
HCLK
HCLK
HCLK
HCLK
Max
t
h(Data_NOE)
t
h(Data_NE)
+ 1.5
+ 1.5
+ 7
+ 1.5
+ 2
ai14892b
(1)(2)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit