STM32W108CBU61TR STMicroelectronics, STM32W108CBU61TR Datasheet - Page 126

no-image

STM32W108CBU61TR

Manufacturer Part Number
STM32W108CBU61TR
Description
16/32-BITS MICROS
Manufacturer
STMicroelectronics
Series
STM32r
Datasheets

Specifications of STM32W108CBU61TR

Applications
RF4CE, Remote Control
Core Processor
ARM® Cortex-M3™
Program Memory Type
FLASH (128 kB)
Controller Series
STM32W
Ram Size
8K x 8
Interface
I²C, SPI, UART/USART
Number Of I /o
24
Voltage - Supply
1.18 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN Exposed Pad
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CBU61TR
Manufacturer:
ST
0
General-purpose timers
10.1.10
126/209
One-pulse mode
One-pulse mode (OPM) is a special case of the previous modes. It allows the counter to be
started in response to a stimulus and to generate a pulse with a programmable length after
a programmable delay.
Starting the counter can be controlled through the slave mode controller. Generating the
waveform can be done in output compare mode or PWM mode. Select OPM by setting the
TIM_OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the
next update event.
A pulse can be correctly generated only if the compare value is different from the counter
initial value. Before starting (when the timer is waiting for the trigger), the configuration must
be:
Figure 37. Example of one pulse mode
The direction is not updated the value written to the counter that is greater than the
auto-reload value (TIMx_CNT > TIMx_ARR). For example, if the counter was counting
up, it continues to count up.
The direction is updated if when 0 or the TIMx_ARR value is written to the counter, but
no update event is generated.
The safest way to use center-aligned mode is to generate an update by software
(setting the TIM_UG bit in the TIMx_EGR register) just before starting the counter, and
not to write the counter while it is running.
In up-counting: TIMx_CNT < TIMx_CCRy ≤ TIMx_ARR (in particular, 0 < TIMx_CCRy),
In down-counting: TIMx_CNT > TIMx_CCRy.
Doc ID 16252 Rev 8
STM32W108CB, STM32W108HB

Related parts for STM32W108CBU61TR