UDA1380TTN2 NXP Semiconductors, UDA1380TTN2 Datasheet - Page 42

no-image

UDA1380TTN2

Manufacturer Part Number
UDA1380TTN2
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of UDA1380TTN2

Lead Free Status / Rohs Status
Compliant
NXP Semiconductors
11.10 Mixer, silence detector and oversampling settings
Table 46 Register address 14H
Table 47 Description of register bits
2004 Apr 22
Symbol
Default
Symbol
Default
Stereo audio coder-decoder
for MD, CD and MP3
5 and 4
3 and 2
1 and 0
11 to 8
BIT
BIT
BIT
15
14
13
12
7
6
SEL_NS
MIX_POS
MIX
SD_VALUE[1:0]
DA_POL_INV
SILENCE
SDET_ON
OS[1:0]
DA_POL_INV
SILENCE
15
0
7
0
SYMBOL
SDET_ON
SEL_NS
14
0
6
0
DAC polarity control. A 1-bit value to control the signal polarity of the
DAC output signal. When this bit is logic 0: DAC output not inverted.
When this bit is logic 1: DAC output inverted. Default value 0.
Noise shaper order select. A 1-bit value to select between the
3rd-order and the 5th-order noise shaper. When this bit is logic 0: select
3rd-order noise shaper. When this bit is logic 1: select 5th-order noise
shaper. Default value 0.
Mixer signal control. A 2-bit value to select the digital mixer settings
inside the interpolation filter. Default value 0. By default the mixer is off,
see Table 48.
default value 0000
Silence mode. A 1-bit value to force the DAC output to silence. When
this bit is logic 0: no overruling. The setting of the FSDAC silence switch
depends on the status of the digital silence detector circuit and the
master_mute status. When this bit is logic 1: overruling. The FSDAC
silence switch is activated, independent of the status of the digital
silence detector circuit or the master_mute status. Default value 0.
Silence detector enable. A 1-bit value to enable the digital silence
detector. When this bit is logic 0: silence detection circuit disabled.
When this bit is logic 1: silence detection circuit enabled. Default
value 0.
Silence detector settings. A 2-bit value to program the silence
detector, the number of ‘ZERO’ samples counted before the silence
detector signals whether there has been digital silence. Default
value 00, see Table 49.
default value 00
Oversampling input settings. A 2-bit value to select the oversampling
input mode. Default value 00, see Table 50.
SD_VALUE1 SD_VALUE0
MIX_POS
13
0
5
0
42
MIX
12
0
4
0
DESCRIPTION
11
0
3
0
10
0
2
0
Product specification
OS1
UDA1380
9
0
1
0
OS0
8
0
0
0

Related parts for UDA1380TTN2