AD9948KCP Analog Devices Inc, AD9948KCP Datasheet - Page 19

IC CCD SIGNAL PROCESSOR 40-LFCSP

AD9948KCP

Manufacturer Part Number
AD9948KCP
Description
IC CCD SIGNAL PROCESSOR 40-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 10-Bitr
Datasheet

Specifications of AD9948KCP

Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Mounting Type
Surface Mount
Package / Case
40-LFCSP
Current - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9948KCP
Manufacturer:
AD
Quantity:
220
Part Number:
AD9948KCP
Manufacturer:
ADI
Quantity:
210
Part Number:
AD9948KCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9948KCPZRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. 0
POWER-UP PROCEDURE
Recommended Power-Up Sequence
When the AD9948 is powered up, the following sequence is
recommended (refer to Figure 14 for each step):
1. Turn on the power supplies for the AD9948.
2. Apply the master clock input, CLI, VD, and HD.
3. Although the AD9948 contains an on-chip power-on reset, a
4. The Precision Timing core must be reset by writing a 0 to the
software reset of the internal registers is recommended. Write
a 1 to the SW_RST register (Address x010), which will reset
all the internal registers to their default values. This bit is
self-clearing and will automatically be reset back to 0.
TGCORE_RSTB register (Address x012) followed by writing
a l to the TGCORE_RSTB register. This will start the internal
timing core operation.
(OUTPUT)
(OUTPUT)
OUTPUTS
WRITES
DIGITAL
SERIAL
(INPUT)
(INPUT)
VDD
CLI
VD
HD
t
PWR
H1/H3, RG
H2/H4
Figure 14. Recommended Power-Up Sequence
...
...
–19–
5. Write a 1 to the PREVENTUPDATE register (Address x014).
6. Write to the desired registers to configure high speed timing
7. Write a 1 to the OUT_CONTROL register (Address x011).
8. Write a 0 to the PREVENTUPDATE register (Address x014).
The next VD/HD falling edge allows register updates to occur,
including OUT_CONTROL, which enables all clock outputs.
This will prevent the updating of the serial register data.
and horizontal timing.
This will allow the outputs to become active after the next
VD/HD rising edge.
This will allow the serial information to be updated at next
VD/HD falling edge.
1 H
ODD FIELD
CLOCKS ACTIVE WHEN OUT_CONTROL REGISTER IS
UPDATED AT VD/HD EDGE
1V
...
...
EVEN FIELD
AD9948

Related parts for AD9948KCP