DS92LV3221TVS/NOPB National Semiconductor, DS92LV3221TVS/NOPB Datasheet

no-image

DS92LV3221TVS/NOPB

Manufacturer Part Number
DS92LV3221TVS/NOPB
Description
IC SERIALIZER LVDS 32BIT 64TQFP
Manufacturer
National Semiconductor
Datasheet

Specifications of DS92LV3221TVS/NOPB

Function
Serializer
Data Rate
1.6Gbps
Input Type
LVCMOS
Output Type
LVDS
Number Of Inputs
32
Number Of Outputs
2
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DS92LV3221TVS

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS92LV3221TVS/NOPB
Manufacturer:
NSC
Quantity:
260
Part Number:
DS92LV3221TVS/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
© 2010 National Semiconductor Corporation
20-50 MHz 32-Bit Channel Link II Serializer / Deserializer
General Description
The DS92LV3221 (SER) serializes a 32-bit data bus into 2
embedded clock LVDS serial channels for a data payload rate
up to 1.6 Gbps over cables such as CATx, or backplanes FR-4
traces. The companion DS92LV3222 (DES) deserializes the
2 LVDS serial data channels, de-skews channel-to-channel
delay variations and converts the LVDS data stream back into
a 32-bit LVCMOS parallel data bus.
On-chip data Randomization/Scrambling and DC balance en-
coding and selectable serializer Pre-emphasis ensure a ro-
bust, low-EMI transmission over longer, lossy cables and
backplanes. The Deserializer automatically locks to incoming
data without an external reference clock or special sync pat-
terns, providing an easy “plug-and-lock” operation.
By embedding the clock in the data payload and including
signal conditioning functions, the Channel-Link II SerDes de-
vices reduce trace count, eliminate skew issues, simplify
design effort and lower cable/connector cost for a wide variety
of video, control and imaging applications. A built-in AT-
SPEED BIST feature validates link integrity and may be used
for system diagnostics.
Block Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
DS92LV3221/DS92LV3222
301057
Features
Applications
Wide Operating Range Embedded Clock SER/DES
— Up to 32-bit parallel LVCMOS data
— 20 to 50 MHz parallel clock
— Up to 1.6 Gbps application data paylod
Simplified Clocking Architecture
— No separate serial clock line
— No reference clock required
— Receiver locks to random data
On-chip Signal Conditioning for Robust Serial
Connectivity
— Transmit Pre-Emphasis
— Data randomization
— DC-balance encoding
— Receive channel deskew
— Supports up to 10m CAT-5 at 1.6Gbps
Integrated LVDS Terminations
Built-in AT-SPEED BIST for end-to-end system testing
AC-coupled interconnect for isolation and fault protection
> 4KV HBM ESD protection
Space-saving 64-pin TQFP package
Full industrial temperature range : -40° to +85°C
Industrial imaging (Machine-vision) and control
Security & Surveillance cameras and infrastructure
Medical imaging
30105727
January 19, 2010
www.national.com

Related parts for DS92LV3221TVS/NOPB

DS92LV3221TVS/NOPB Summary of contents

Page 1

... A built-in AT- SPEED BIST feature validates link integrity and may be used for system diagnostics. Block Diagram TRI-STATE® registered trademark of National Semiconductor Corporation. © 2010 National Semiconductor Corporation DS92LV3221/DS92LV3222 Features ■ ...

Page 2

DS92LV3221 Pin Diagram www.national.com FIGURE 1. DS92LV3221 Pin Diagram— Top View 2 30105730 ...

Page 3

DS92LV3221 Serializer Pin Descriptions Pin # Pin Name I/O, Type LVCMOS PARALLEL INTERFACE PINS 10–8, TxIN[31:29], I, LVCMOS 5–1, TxIN[28:24], 64–57, TxIN[23:16], 52–51, TxIN[15:14], 48–44. TxIN[13:9], 41–33 TxIN[8:0] 11 TxCLKIN I, LVCMOS CONTROL AND CONFIGURATION PINS 12 PDB I, LVCMOS ...

Page 4

DS92LV3222 Pin Diagram www.national.com FIGURE 2. DS92LV3222 Pin Diagram — Top View 4 30105731 ...

Page 5

DS92LV3222 Deserializer Pin Descriptions Pin # Pin Name I/O, Type LVCMOS PARALLEL INTERFACE PINS 5–7, RxOUT[31:29], O, LVCMOS Deserializer Parallel Interface Data Output Pins. 10–14, RxOUT[28:24], 19–25, RxOUT[23:17], 28–32, RxOUT[16:12], 33–39, RxOUT[11:5], 42–46 RxOUT[4:0] 4 RxCLKOUT O, LVCMOS Deserializer Recovered ...

Page 6

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( LVCMOS Input Voltage LVCMOS Output Voltage LVDS Deserializer Input Voltage LVDS Driver Output Voltage Junction Temperature Storage Temperature Lead Temperature ...

Page 7

Symbol Parameter I Output Short Circuit Current OS I TRI-STATE® Output Current OZ R Output Termination T SERIALIZER SUPPLY CURRENT (DVDD*, PVDD* AND AVDD* PINS) *DIGITAL, PLL, AND ANALOG VDDS I Serializer (Tx) Total Supply Current DDTD (includes load current) ...

Page 8

Serializer Input Timing Requirements for TCLK Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter t TxCLKIN Period CIP t TxCLKIN High Time CIH t TxCLKIN Low Time TCIL t TxCLKIN Transition Time CIT t TxCLKIN Jitter ...

Page 9

Deserializer Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter t Receiver Output Clock Period ROCP t RxCLKOUT Duty Cycle RODC t LVCMOS Low-to-High Transition ROTR Time t LVCMOS High-to-Low Transition ROTF Time t RxOUT[31:0] ...

Page 10

AC Timing Diagrams and Test Circuits www.national.com FIGURE 3. Serializer LVDS Transition Times FIGURE 4. Serializer Input Clock Transition Time FIGURE 5. Serializer Setup/Hold and High/Low Times FIGURE 6. Serializer Propagation Delay 10 30105732 30105745 30105749 30105747 ...

Page 11

FIGURE 7. Serializer PLL Lock Time FIGURE 8. Deserializer LVCMOS Output Transition Time FIGURE 9. Deserializer Setup and Hold times FIGURE 10. Deserializer Propagation Delay 11 30105733 30105748 30105734 30105746 www.national.com ...

Page 12

FIGURE 11. Deserializer PLL Lock Time and PDB TRI-STATE® Delay FIGURE 12. Deserializer TRI_STATE Test Circuit and Timing www.national.com 12 30105735 30105736 ...

Page 13

FIGURE 13. Serializer Jitter Transfer FIGURE 14. Serializer V Test Circuit Diagram OD FIGURE 15. LVDS Deserializer Input Skew 13 30105751 30105737 30105738 www.national.com ...

Page 14

Functional Description The DS92LV3221 Serializer (SER) and DS92LV3222 Dese- rializer (DES) chipset is a flexible SER/DES chipset that translates a 32-bit parallel LVCMOS data bus into 2 pairs of LVDS serial links with embedded clock. The DS92LV3221 serializes the 32-bit ...

Page 15

IOVDD input supply rail. If 1.8V is required, the IOVDD pin must be connected to a 1.8V supply rail. Also when power is applied to the trans- mitter, IOVDD pin must be applied before ...

Page 16

Under the BIST mode, the DES parallel outputs on RxOUT [31:0] are multiplexed to represent BIST status indicators. The pass/fail status of the BIST is represented by a Pass flag along with an Error counter. The Pass flag output is ...

Page 17

FIGURE 17. BIST Diagram for Different Bit Error Cases TYPICAL APPLICATION CONNECTION Figure 18 shows a typical application of the DS92LV3221 Se- rializer (SER). The differential outputs utilize 100nF coupling capacitors to the serial lines. Bypass capacitors are placed near ...

Page 18

Figure 19 shows a typical application of the DS92LV3222 Deserializer (DES). The differential inputs utilize 100nF cou- pling capacitors in the serial lines. Bypass capacitors are www.national.com FIGURE 18. DS92LV3221 Typical Connection Diagram placed near the power supply pins. A ...

Page 19

RxCLKOUT. The REN signal is not used and is tied High also. Configuration pins for the typical application are shown for DES: • PDB – Power Down Control Input – Connect to host or tie HIGH FIGURE ...

Page 20

Applications Information TRANSMISSION MEDIA The SER and DES are used in AC-coupled point-to-point configurations, through a PCB trace, or through twisted pair cables. Interconnect for LVDS typically has a differential impedance of 100 Ohms. Use cables and connectors that have ...

Page 21

Typical Performance Characteristics The waveforms below illustrate the typical performance of the DS92LV3221. The SER was given a PCLK and configured as described below each picture. In all of the pictures the SER was configured with BISTEN pin set to ...

Page 22

Physical Dimensions Ordering Information NSID DS92LV3221TVS 64-Lead TQFP style, 10.0 X 10.0 X 1.0 mm, 0.5 mm pitch DS92LV3221TVSX 64-Lead TQFP style, 10.0 X 10.0 X 1.0 mm, 0.5 mm pitch DS92LV3222TVS 64-Lead TQFP style, 10.0 X 10.0 X 1.0 ...

Page 23

Notes 23 www.national.com ...

Page 24

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...

Related keywords