A2F200M3F-FGG484 Actel, A2F200M3F-FGG484 Datasheet - Page 30

no-image

A2F200M3F-FGG484

Manufacturer Part Number
A2F200M3F-FGG484
Description
ACLA2F200M3F-FGG484 SMART FUSION MIX SIG
Manufacturer
Actel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A2F200M3F-FGG484
Manufacturer:
ACTEL
Quantity:
6 800
Part Number:
A2F200M3F-FGG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A2F200M3F-FGG484
Manufacturer:
ACTEL/爱特
Quantity:
20 000
SmartFusion DC and Switching Characteristics
2- 18
1.The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the
PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output
clock in the formula output clock by adding its corresponding contribution (P
contribution.
I/O Input Buffer Dynamic Contribution—P
I/O Output Buffer Dynamic Contribution—P
FPGA Fabric SRAM Dynamic Contribution—P
PLL/CCC Dynamic Contribution—P
Standby Mode and Time Keeping Mode
P
SoC Mode
P
Where:
Standby Mode and Time Keeping Mode
P
SoC Mode
P
Where:
Standby Mode and Time Keeping Mode
P
SoC Mode
P
Where:
Standby Mode and Time Keeping Mode
P
SoC Mode
P
Standby Mode and Time Keeping Mode
NET
INPUTS
INPUTS
OUTPUTS
OUTPUTS
MEMORY
MEMORY
PLL
N
α
F
N
α
β
F
N
F
β
page
β
F
F
F
CLK
CLK
READ-CLOCK
WRITE-CLOCK
CLKIN
CLKOUT
INPUTS
OUTPUTS
1
BLOCKS
2
3
= P
2
2
= 0 W
is the I/O buffer enable rate—guidelines are provided in
the RAM enable rate for write operations—guidelines are provided in
is the I/O buffer toggle rate—guidelines are provided in
is the I/O buffer toggle rate—guidelines are provided in
is the RAM enable rate for read operations—guidelines are provided in
AC13
= N
= 0 W
is the global clock signal frequency.
is the global clock signal frequency.
2-20.
= (N
= 0 W
= N
= 0 W
is the input clock frequency.
INPUTS
is the number of I/O input buffers used in the design.
is the output clock frequency.
is the number of RAM blocks used in the design.
* F
OUTPUTS
is the number of I/O output buffers used in the design.
BLOCKS
CLKOUT
is the memory read clock frequency.
is the memory write clock frequency.
* (
α
* P
* (
2
/ 2) * P
AC11
α
2
/ 2) *
*
β
AC9
2
β
* F
* F
1
* P
READ-CLOCK
PLL
CLK
R e visio n 3
AC10
1
INPUTS
* F
OUTPUTS
CLK
) + (N
MEMORY
BLOCKS
AC14
Table 2-16 on page
Table 2-16 on page
Table 2-17 on page
* P
* F
AC12
CLKOUT
*
β
3
Table 2-17 on page
product) to the total PLL
* F
WRITE-CLOCK
2-20.
2-20.
2-20.
Table 2-17 on
)
2-20.

Related parts for A2F200M3F-FGG484