XPC850ZT50B Freescale Semiconductor, XPC850ZT50B Datasheet - Page 13
![](/photos/31/30/313042/406-256-bga_sml.jpg)
XPC850ZT50B
Manufacturer Part Number
XPC850ZT50B
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.XPC850ZT50B.pdf
(76 pages)
Specifications of XPC850ZT50B
Family Name
MPC8xx
Device Core
PowerQUICC
Device Core Size
32b
Frequency (max)
50MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Operating Supply Voltage (min)
3.135V
Operating Temp Range
0C to 95C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
BGA
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XPC850ZT50B
Manufacturer:
SHARP
Quantity:
686
Part Number:
XPC850ZT50B
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
XPC850ZT50B-0K24A
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
XPC850ZT50BU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MOTOROLA
B11a CLKOUT to TA, BI assertion,
B12a CLKOUT to TA, BI negation
B13a CLKOUT to TA, BI high-Z, (when
B16a TEA, KR, RETRY, valid to
B16b BB, BG, BR valid to CLKOUT
B17a CLKOUT to KR, RETRY, except
Num
B7b
B8a
B8b
B11
B12
B13
B14
B15
B16
B17
B18
B8
B9
CLKOUT to BR, BG, FRZ,
VFLS[0–1], VF[0–2] IWP[0–2],
LWP[0–1], STS invalid
CLKOUT to A[6–31],
RD/WR, BURST, D[0–31],
DP[0–3] valid
CLKOUT to TSIZ[0–1], REG,
RSV, AT[0–3] BDIP, PTR valid
CLKOUT to BR, BG, VFLS[0–1],
VF[0–2], IWP[0–2], FRZ,
LWP[0–1], STS valid
CLKOUT to A[6–31] RD/WR,
BURST, D[0–31], DP[0–3],
TSIZ[0–1], REG, RSV, AT[0–3],
PTR high-Z
CLKOUT to TS, BB assertion
(When driven by the memory
controller or PCMCIA interface)
CLKOUT to TS, BB negation
(when driven by the memory
controller or PCMCIA interface)
CLKOUT to TS, BB high-Z
driven by the memory controller
or PCMCIA interface)
CLKOUT to TEA assertion
CLKOUT to TEA high-Z
TA, BI valid to CLKOUT(setup
time)
CLKOUT (setup time
(setup time)
CLKOUT to TA, TEA, BI, BB, BG,
BR valid (Hold time).
TEA valid (hold time)
D[0–31], DP[0–3] valid to
CLKOUT rising edge (setup
time)
5
7
Characteristic
6
Table 6-6. Bus Operation Timing
5
) 5
4
Freescale Semiconductor, Inc.
MPC850 (Rev. A/B/C) Hardware Specifications
4
For More Information On This Product,
10.00
5.00
5.00
5.00
5.00
5.00
5.00
2.50
5.00
2.50
5.00
2.50
2.50
2.50
9.75
8.50
1.00
2.00
6.00
Min
Go to: www.freescale.com
50 MHz
11.75
11.75
11.74
11.75
11.00
11.75
11.00
19.00
15.00
10.00
15.00
Max
9.25
—
—
—
—
—
—
—
10.00
7.58
7.58
7.58
7.58
7.58
7.58
2.50
7.58
2.50
7.58
2.50
2.50
2.50
9.75
8.50
1.00
2.00
6.00
Min
66 MHz
14.33
14.33
14.33
14.33
13.58
14.33
11.00
21.58
15.00
10.00
15.00
Max
9.25
—
—
—
—
—
—
—
1
10.00
6.25
6.25
6.25
6.25
6.25
6.25
2.50
6.25
2.50
6.25
2.50
2.50
2.50
9.75
8.50
1.00
2.00
6.00
Min
80 MHz
(continued)
13.00
13.00
13.00
13.00
12.25
13.00
11.00
20.25
15.00
10.00
15.00
Max
9.25
—
—
—
—
—
—
—
FFACT
0.250
0.250
0.250
0.250
0.250
0.250
0.250
0.250
—
—
—
—
—
—
—
—
—
—
—
Layout Practices
Cap Load
(default
50 pF)
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
50.00
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
13