CY7C43642AV-10AC Cypress Semiconductor Corp, CY7C43642AV-10AC Datasheet - Page 4

• Manufacturer Part Number: CY7C43642AV-10AC
• Description: FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 x 2 120-Pin TQFP
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C43642AV-10AC

• Package: 120TQFP
• Configuration: Dual
• Bus Directional: Bi-Directional
• Density: 72 Kb
• Organization: 1Kx36x2
• Data Bus Width: 36 Bit
• Timing Type: Synchronous
• Expansion Type: Depth|Width
• Typical Operating Supply Voltage: 3.3 V
• Operating Temperature: 0 to 70 °C

Document #: 38-06020 Rev. *C
Pin Definitions
CLKA
CLKB
CSA
CSB
EFA/ORA
EFB/ORB
ENA
ENB
FFA/IRA
FFB/IRB
FS1
FS0
MBA
MBB
MBF1
MBF2
MRST1
Signal Name
Port A Clock
Port B Clock
Port A Chip
Select
Port B Chip
Select
Port A Empty/
Output Ready
Flag
Port B Empty/
Output Ready
Flag
Port A Enable
Port B Enable
Port A Full/Input
Ready Flag
Port B Full/Input
Ready Flag
Flag Offset
Select 1
Flag Offset
Select 0
Port A Mailbox
Select
Port B Mailbox
Select
Mail1 Register
Flag
Mail2 Register
Flag
FIFO1 Master
Reset
Description
(continued)
I/O
O This is a dual-function pin. In the CY Standard mode, the EFA function is selected.
O This is a dual-function pin. In the CY Standard mode, the EFB function is selected.
O This is a dual-function pin. In the CY Standard mode, the FFA function is selected.
O This is a dual-function pin. In the CY Standard mode, the FFB function is selected.
O MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the Mail1
O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the Mail2
I
I
I
I
I
I
I
I
I
I
I
CLKA is a continuous clock that synchronizes all data transfers through Port A and can
be asynchronous or coincident to CLKB. FFA/IRA, EFA/ORA, AFA, and AEA are all
synchronized to the LOW-to-HIGH transition of CLKA.
CLKB is a continuous clock that synchronizes all data transfers through Port B and can
be asynchronous or coincident to CLKA. FFB/IRB, EFB/ORB, AFB, and AEB are all
synchronized to the LOW-to-HIGH transition of CLKB.
CSA must be LOW to enable a LOW-to HIGH transition of CLKA to Read or Write on
Port A. The A
CSB must be LOW to enable a LOW-to HIGH transition of CLKB to Read or Write on
Port B. The B
EFA indicates whether or not the FIFO2 memory is empty. In the FWFT mode, the ORA
function is selected. ORA indicates the presence of valid data on A
for reading. EFA/ORA is synchronized to the LOW-to-HIGH transition of CLKA.
EFB indicates whether or not the FIFO1 memory is empty. In the FWFT mode, the ORB
function is selected. ORB indicates the presence of valid data on B
for reading. EFB/ORB is synchronized to the LOW-to-HIGH transition of CLKB.
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to Read or Write data
on Port A.
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to Read or Write data
on Port B.
FFA indicates whether or not the FIFO1 memory is full. In the FWFT mode, the IRA
function is selected. IRA indicates whether or not there is space available for writing to
the FIFO1 memory. FFA/IRA is synchronized to the LOW-to-HIGH transition of CLKA.
FFB indicates whether or not the FIFO2 memory is full. In the FWFT mode, the IRB
function is selected. IRB indicates whether or not there is space available for writing to
the FIFO2 memory. FFB/IRB is synchronized to the LOW-to-HIGH transition of CLKB.
The LOW-to-HIGH transition of a FIFO’s reset input latches the values of FS0 and FS1.
If either FS0 or FS1 is HIGH when a reset input goes HIGH, one of the three preset
values (8, 16, or 64) is selected as the offset for the FIFO’s Almost Full and Almost
Empty flags. If both FIFOs reset simultaneously and both FS0 and FS1 are LOW when
MRST1 and MRST2 go HIGH, the first four Writes program the Almost Empty and
Almost Full offsets for both FIFOs.
A HIGH level on MBA chooses a mailbox register for a Port A Read or Write operation.
When the A
register for output and a LOW level selects FIFO2 output register data for output.
A HIGH level on MBB chooses a mailbox register for a Port B Read or Write operation.
When the B
register for output and a LOW level selects FIFO1 output register data for output.
register. Writes to the Mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH
by a LOW-to-HIGH transition of CLKB when a Port B Read is selected and MBB is HIGH.
MBF1 is set HIGH following either a Master or Partial Reset of FIFO1.
register. Writes to the Mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH
by a LOW-to-HIGH transition of CLKA when a Port A Read is selected and MBA is HIGH.
MBF2 is set HIGH following either a Master or Partial Reset of FIFO2.
A LOW on this pin initializes the FIFO1 Read and Write pointers to the first location of
memory and sets the Port B output register to all zeroes. A LOW pulse on MRST1
selects the programming method (serial or parallel) and one of three programmable flag
default offsets for FIFO1. Four LOW-to-HIGH transitions of CLKA and four
LOW-to-HIGH transitions of CLKB must occur while MRST1 is LOW.
0–35
0–35
0–35
0–35
outputs are active, a HIGH level on MBA selects data from the Mail2
outputs are active, a HIGH level on MBB selects data from the Mail1
outputs are in the high-impedance state when CSA is HIGH.
outputs are in the high-impedance state when CSB is HIGH.
Function
CY7C43642AV
CY7C43662AV
CY7C43682AV
0–35
0–35
outputs available
outputs available
Page 4 of 30