SC16C752BIBS,151 NXP Semiconductors, SC16C752BIBS,151 Datasheet - Page 24

• Manufacturer Part Number: SC16C752BIBS,151
• Description: IC UART DUAL W/FIFO 32-HVQFN
• Manufacturer: NXP Semiconductors
• Type: Dual UART with 64-byte FIFOsr

Specifications of SC16C752BIBS,151

• Number Of Channels: 2, DUART
• Package / Case: 32-VFQFN Exposed Pad
• Features: False-start Bit Detection
• Fifo's: 64 Byte
• Voltage - Supply: 2.5V, 3.3V, 5V
• With Auto Flow Control: Yes
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• Mounting Type: Surface Mount
• Data Rate: 5 Mbps
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2.25 V
• Supply Current: 4.5 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 2.5 V or 3.3 V or 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 568-3288; 935276389151; SC16C752BIBS-S

NXP Semiconductors
SC16C752B
Product data sheet
7.5 Line Status Register (LSR)
Table 13
Table 13.
When the LSR is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the
top of the receive FIFO (next character to be read). The LSR[4:2] registers do not
physically exist, as the data read from the receive FIFO is output directly onto the output
data bus, DI[4:2], when the LSR is read. Therefore, errors in a character are identified by
reading the LSR and then reading the RHR.
LSR[7] is set when there is an error anywhere in the receive FIFO, and is cleared only
when there are no more errors remaining in the FIFO.
Reading the LSR does not cause an increment of the receive FIFO read pointer. The
receive FIFO read pointer is incremented by reading the RHR.
Bit
7
6
5
4
3
2
1
0
Symbol
LSR[7]
LSR[6]
LSR[5]
LSR[4]
LSR[3]
LSR[2]
LSR[1]
LSR[0]
shows the Line Status Register bit settings.
Line Status Register bits description
All information provided in this document is subject to legal disclaimers.
Description
FIFO data error.
THR and TSR empty. This bit is the Transmit Empty indicator.
THR empty. This bit is the Transmit Holding Register Empty indicator.
Break interrupt.
Framing error.
Parity error.
Overrun error.
Data in receiver.
5 V, 2.2 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
logic 0 = no error (normal default condition)
logic 1 = At least one parity error, framing error, or break indication is in the
receiver FIFO. This bit is cleared when no more errors are present in the
FIFO.
logic 0 = transmitter hold and shift registers are not empty
logic 1 = transmitter hold and shift registers are empty
logic 0 = Transmit Holding Register is not empty
logic 1 = Transmit Holding Register is empty. The processor can now load
up to 64 bytes of data into the THR if the transmit FIFO is enabled.
logic 0 = No break condition (normal default condition)
logic 1 = A break condition occurred and associated byte is 00, i.e.,
RXn was LOW for one character time frame
logic 0 = no framing error in data being read from receive FIFO (normal
default condition)
logic 1 = framing error occurred in data being read from receive FIFO, i.e.,
received data did not have a valid stop bit.
logic 0 = no parity error (normal default condition)
logic 1 = parity error in data being read from receive FIFO
logic 0 = no overrun error (normal default condition)
logic 1 = overrun error has occurred
logic 0 = no data in receive FIFO (normal default condition)
logic 1 = at least one character in the receive FIFO
Rev. 6 — 30 November 2010
SC16C752B
© NXP B.V. 2010. All rights reserved.
24 of 47