ISD5216EY Nuvoton Technology Corporation of America, ISD5216EY Datasheet - Page 47

• Manufacturer Part Number: ISD5216EY
• Description: IC VOICE REC/PLAY 8-16MIN 28TSOP
• Manufacturer: Nuvoton Technology Corporation of America
• Series: ISL5216r

Specifications of ISD5216EY

• Interface: I²C
• Filter Pass Band: 1.8 ~ 3.7kHz
• Duration: 8 ~ 16 Min
• Mounting Type: Surface Mount
• Package / Case: 28-TSOP
• For Use With: ISD-ES511 - EVALUATION SYSTEM FOR ISD5100ISD-ES501 - EVALUATION SYSTEM FOR ISD5008
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

This setup should result in the following configuration register values:
CFG0=0010 0101 0100 1011 (hex 254B)
CFG1=0000 0001 1110 0011 (hex 01E3).
CFG2=0000 0000 0100 0000 (hex 0040).
The three registers must be loaded with CFG0 first followed by CFG1 and CFG2. The internal set up
for these registers will take effect synchronously, with the rising edge of SCL.
10. Power down the Volume Control Element— Bit VLPD controls the power up state of the
11. Power down the internal oscillator— Bit PDOS controls the power up state of the internal
12. Power down the AUX IN amplifier— Bit AXPD controls the power up state of the AUX IN
13. Power down the SUM1 and SUM2 Mixer amplifiers— Bits S1M0 and S1M1 control the
14. Power down the FILTER stage— Bit FLPD controls the power up state of the FILTER stage
15. Power down the AGC amplifier— Bit AGPD controls the power up state of the AGC
16. Don’t Care bits— All other bits are not used in Feed Through Mode. Their bits may be set to
Volume Control. This is bit D0 of CFG0 and it should be set to a ONE to power down this
stage.
ChipCorder oscillator. This is bit D8 of CFG0 and it should be set to a ONE to power down
this oscillator
input amplifier. This is bit D10 of CFG0 and it should be set to a ONE to power down this
stage.
SUM1 mixer and bits S2M0 and S2M1 control the SUM2 mixer. These are bits D7 and D8 in
CFG1, and bits D5 and D6 in CFG1, respectively. All four bits should be set to a ONE in order
to power down these two amplifiers.
in the device. This is bit D1 in CFG1 and should be set to a ONE to power down the stage.
amplifier. This is bit D0 in CFG1 and should be set to a ONE to power down this stage.
either level. In this example, we will set all the "Don’t Care" bits to a ZERO.
- 47 -
Publication Release Date: July 17, 2007
ISD5216
Revision B.5