ATtiny48 Atmel Corporation, ATtiny48 Datasheet - Page 173
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny48
Manufacturer Part Number
ATtiny48
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny48
Flash (kbytes)
4 Kbytes
Pin Count
32
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
28
Ext Interrupts
28
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
64
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny48-10AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny48-12AU
Manufacturer:
ATMEL
Quantity:
3 046
Part Number:
ATtiny48-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny48-AUR
Manufacturer:
Atmel
Quantity:
5 975
Company:
Part Number:
ATtiny48-MU
Manufacturer:
Atmel
Quantity:
5
Company:
Part Number:
ATtiny48-MU
Manufacturer:
LT
Quantity:
416
Part Number:
ATtiny48-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny48-MUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny48-PU
Manufacturer:
ATMEL
Quantity:
5 530
17.10 ADC Accuracy Definitions
8008H–AVR–04/11
Where high ADC accuracy is required it is recommended to use ADC Noise Reduction Mode, as
described in
is above 1 MHz, or when the ADC is used for reading the internal temperature sensor, as
described in
bypass capacitors does reduce the need for using ADC Noise Reduction Mode
An n-bit single-ended ADC converts a voltage linearly between GND and V
(LSBs). The lowest code is read as 0, and the highest code is read as 2
Several parameters describe the deviation from the ideal behavior:
Figure 17-10. Offset Error
• Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition
(at 0.5 LSB). Ideal value: 0 LSB.
Output Code
Section 17.7 on page
Section 17.12 on page
Offset
Error
171. This is especially the case when system clock frequency
175. A good system design with properly placed, external
V
REF
Input Voltage
n
-1.
ATtiny48/88
Ideal ADC
Actual ADC
REF
in 2
n
steps
173