AD7988-1 Analog Devices, AD7988-1 Datasheet - Page 17

• Manufacturer Part Number: AD7988-1
• Description: 16-Bit, 100ksps, Ultra Low Power 16-Bit SAR ADC
• Manufacturer: Analog Devices

Specifications of AD7988-1

• Resolution (bits): 16bit
• # Chan: 1
• Sample Rate: 100kSPS
• Interface: Ser,SPI
• Analog Input Type: Diff-Uni
• Ain Range: (Vref) p-p,5V p-p,Uni (Vref),Uni 5.0V
• Pkg Type: SOP

Data Sheet
VOLTAGE REFERENCE INPUT
The
input impedance and should therefore be driven by a low
impedance source with efficient decoupling between the REF
and GND pins, as explained in the Layout section.
When REF is driven by a very low impedance source, for example,
a reference buffer using the
chip capacitor is appropriate for optimum performance.
If an unbuffered reference voltage is used, the decoupling value
depends on the reference used. For example, a 22 µF (X5R,
1206 size) ceramic chip capacitor is appropriate for optimum
performance using a low temperature drift
If desired, a reference-decoupling capacitor value as small as
2.2 µF can be used with a minimal impact on performance,
especially DNL.
Regardless, there is no need for an additional lower value ceramic
decoupling capacitor (for example, 100 nF) between the REF
and GND pins.
POWER SUPPLY
The
and a digital input/output interface supply, VIO. VIO allows
direct interface with any logic between 1.8 V and 5.0 V. To
reduce the number of supplies needed, VIO and VDD can be
tied together. The
sequencing between VIO and VDD. Additionally, it is very
insensitive to power supply variations over a wide frequency
range, as shown in Figure 33.
AD7988-x
AD7988-x
80
75
70
65
60
55
1
uses two power supply pins: a core supply, VDD,
voltage reference input, REF, has a dynamic
AD7988-x
Figure 33. PSRR vs. Frequency
10
FREQUENCY (kHz)
AD8031
is independent of power supply
or the AD8605, a ceramic
100
ADR43x
reference.
1k
Rev. A | Page 17 of 24
To ensure optimum performance, VDD should be roughly half
of REF, the voltage reference input. For example, if REF is 5.0 V,
VDD should be set to 2.5 V (±5%). If REF = 2.5V, and VDD =
2.5 V, performance is degraded as can be seen in Table 2.
The
conversion phase.
DIGITAL INTERFACE
Although the
flexibility in its serial interface modes.
The AD7988-x, when in CS mode, is compatible with SPI, QSPI™,
and digital hosts. This interface can use either a 3-wire or 4-wire
interface. A 3-wire interface using the CNV, SCK, and SDO
signals minimizes wiring connections and is useful, for
instance, in isolated applications. A 4-wire interface using the
SDI, CNV, SCK, and SDO signals allows CNV, which initiates
the conversions, to be independent of the readback timing
(SDI). This is useful in low jitter sampling or simultaneous
sampling applications.
The AD7988-x, when in chain mode, provides a daisy-chain
feature using the SDI input for cascading multiple ADCs on a
single data line, similar to a shift register.
The mode in which the part operates depends on the SDI level
when the CNV rising edge occurs. CS mode is selected if SDI is
high, and chain mode is selected if SDI is low. The SDI hold
time is such that when SDI and CNV are connected together,
the chain mode is selected.
The user must time out the maximum conversion time prior to
readback.
AD7988-x
AD7988-x
powers down automatically at the end of each
has a reduced number of pins, it offers
AD7988-1/AD7988-5