AD7688 Analog Devices, AD7688 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7688
Manufacturer Part Number
AD7688
Description
Manufacturer
Analog Devices
Datasheet
1.AD7688.pdf
(28 pages)
Specifications of AD7688
Resolution (bits)
16bit
# Chan
1
Sample Rate
500kSPS
Interface
Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
(2Vref) p-p
Adc Architecture
SAR
Pkg Type
CSP,SOP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7688BRMZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7688BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7688BRMZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7688BRMZRL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7688BRMZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
CS MODE 4-WIRE, NO BUSY INDICATOR
This mode is usually used when multiple AD7688s are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7688s is shown in
Figure 38 and the corresponding timing is given in Figure 39.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
SDI(CS1)
SDI(CS2)
ACQUISITION
SDO
CNV
SCK
t
SSDICNV
t
HSDICNV
CONVERSION
t
CONV
t
EN
SDI
AD7688
CNV
SCK
D15
1
t
HSDO
Figure 39. CS Mode 4-Wire, No BUSY Indicator Serial Interface Timing
Figure 38. CS Mode 4-Wire, No BUSY Indicator Connection Diagram
SDO
D14
2
D13
3
t
DSDO
t
SCKL
t
SCKH
Rev. A | Page 19 of 28
14
SDI
t
SCK
AD7688
15
D1
CNV
SCK
t
CYC
time and held high until the maximum conversion time to
avoid the generation of the BUSY signal indicator. When the
conversion is complete, the AD7688 enters the acquisition
phase and powers down. Each ADC result can be read by
bringing low its SDI input which consequently outputs the MSB
onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the 16th SCK
falling edge, or when SDI goes high, whichever is earlier, SDO
returns to high impedance and another AD7688 can be read.
16
D0
ACQUISITION
SDO
t
ACQ
D15
17
DATA IN
CLK
CS2
CS1
CONVERT
DIGITAL HOST
D14
18
30
31
D1
32
D0
AD7688
t
DIS