AD5380 Analog Devices, AD5380 Datasheet - Page 10

no-image

AD5380

Manufacturer Part Number
AD5380
Description
40-Channel 14-Bit 3 V/5 V Single-Supply Voltage-Output DAC
Manufacturer
Analog Devices
Datasheet

Specifications of AD5380

Resolution (bits)
14bit
Dac Update Rate
125kSPS
Dac Settling Time
8µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Par,Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5380BSTZ
Manufacturer:
ADI
Quantity:
210
Part Number:
AD5380BSTZ-3
Manufacturer:
AD
Quantity:
9
Part Number:
AD5380BSTZ-3
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD5380BSTZ-3
Manufacturer:
AD
Quantity:
20 000
Part Number:
AD5380BSTZ-5
Manufacturer:
AD
Quantity:
145
Part Number:
AD5380BSTZ-5
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD5380BSTZ-5
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5380
I
DVDD = 2.7 V to 5.5 V; AVDD = 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications T
unless otherwise noted.
Table 7.
Parameter
F
t
t
t
t
t
t
t
t
t
t
t
C
1
2
3
4
1
2
3
4
5
6
7
8
9
10
11
2
Guaranteed by design and characterization, not production tested.
See Figure 6.
A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
Cb is the total capacitance, in pF, of one bus line. tR and tF are measured between 0.3 DVDD and 0.7 DVDD.
SCL
b
3
C SERIAL INTERFACE
SDA
SCL
1, 2
t
9
CONDITION
Limit at T
400
2.5
0.6
1.3
0.6
100
0.9
0
0.6
0.6
1.3
300
0
300
0
300
20 + 0.1C
400
START
t
4
b
MIN
t
4
3
, T
MAX
t
10
t
6
Unit
kHz max
μs min
μs min
μs min
μs min
ns min
μs max
μs min
μs min
μs min
μs min
ns max
ns min
ns max
ns min
ns max
ns min
pF max
Figure 6. I
2
C Compatible Serial Interface Timing Diagram
t
2
Description
SCL cycle time
t
t
t
t
t
t
t
t
t
Capacitive load for each bus line
SCL clock frequency
t
t
t
t
t
t
HIGH
LOW
HD,STA
SU,DAT
HD,DAT
HD,DAT
SU,STA
SU,STO
BUF
R
R
F
F
F
F
Rev. A | Page 10 of 40
, rise time of SCL and SDA when receiving
, rise time of SCL and SDA when receiving (CMOS compatible)
, fall time of SDA when transmitting
, fall time of SDA when receiving (CMOS compatible)
, fall time of SCL and SDA when receiving
, fall time of SCL and SDA when transmitting
, bus free time between a STOP and a START condition
, SCL low time
, SCL high time
, setup time for repeated start
, data setup time
, stop condition setup time
, start/repeated start condition hold time
, data hold time
, data hold time
t
11
t
5
CONDITION
REPEATED
START
t
7
t
4
t
1
MIN
to T
MAX
,
CONDITION
STOP
t
8

Related parts for AD5380