AD5392 Analog Devices, AD5392 Datasheet - Page 26

• Manufacturer Part Number: AD5392
• Description: 8-Channel 14-Bit Single-Supply Voltage-Output DAC
• Manufacturer: Analog Devices

Specifications of AD5392

• Resolution (bits): 14bit
• Dac Update Rate: 125kSPS
• Dac Settling Time: 8µs
• Max Pos Supply (v): +5.5V
• Single-supply: Yes
• Dac Type: Voltage Out
• Dac Input Format: I2C/Ser 2-wire,Ser,SPI

AD5390/AD5391/AD5392
I
The AD5390/AD5391/AD5392 feature an I
2-wire interface consisting of a serial data line (SDA) and a
serial clock line (SCL). SDA and SCL facilitate communication
between the DACs and the master at rates up to 400 kHz.
Figure 6 shows the 2-wire interface timing diagram.
When selecting the I
SPI/ I
as a slave device, that is, no clock is generated by the device.
The AD5390/AD5391/AD5392 have a 7-bit slave address 1010 1
(AD1)(AD0). The five MSBs are hard-coded and the two LSBs
are determined by the state of the AD1 and AD0 pins. The
hardware configuration facility for the AD1 and AD0 pins
allows four of these devices to be configured on the bus.
I
One data bit is transferred during each SCL clock cycle. The
data on SDA must remain stable during the high period of the
SCL clock pulse. Changes in SDA while SCL is high are control
signals that configure START and STOP conditions. Both SDA
and SCL are pulled high by the external pull-up resistors when
the I
START and STOP Conditions
A master device initiates communication by issuing a START
condition. A START condition is a high-to-low transition on
SDA with SCL high. A STOP condition is a low-to-high trans-
ition on SDA, while SCL is high. A START condition from the
master signals the beginning of a transmission to the AD539x.
The STOP condition frees the bus. If a repeated START
condition (Sr) is generated instead of a STOP condition, the
bus remains active.
2
2
C Data Transfer
C SERIAL INTERFACE
2
2
C bus is not busy.
C pin to Logic 0, the device is connected to the I
2
C operating mode by configuring the
2
C-compatible
2
C bus
Rev. C | Page 26 of 40
Repeated START Condition
A repeated START (Sr) condition may indicate a change of data
direction on the bus. Sr may be used when the bus master is
writing to several I
control of the bus.
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to any 8-bit
data-word. An ACK is always generated by the receiving device.
The AD539x devices generate an ACK when receiving an address
or data by pulling SDA low during the ninth clock period.
Monitoring the ACK allows for detection of unsuccessful data
transfers. An unsuccessful data transfer occurs if a receiving
device is busy or if a system fault has occurred. In the event of
an unsuccessful data transfer, the bus master should reattempt
communication.
AD539X Slave Addresses
A bus master initiates communication with a slave device by
issuing a START condition followed by the 7-bit slave address.
When idle, the AD539x device waits for a START condition
followed by its slave address. The LSB of the address word is
the read/write (R/ W ) bit. The AD539x devices are receive
devices only and R/ W = 0 when communicating with them.
After receiving the proper address 1010 1(AD1) (AD0), the
AD539x issues an ACK by pulling SDA low for one clock cycle.
The AD539x has four user-programmable addresses determined
by the AD1 and AD0 bits.
2
C devices and does not want to relinquish