AD5532B Analog Devices, AD5532B Datasheet - Page 11

• Manufacturer Part Number: AD5532B
• Description: 32-Channel 14-bit Bipolar Voltage-Output DAC
• Manufacturer: Analog Devices

Specifications of AD5532B

• Resolution (bits): 14bit
• Dac Update Rate: 45kSPS
• Dac Settling Time: 22µs
• Max Pos Supply (v): +16.5V
• Single-supply: No
• Dac Type: Voltage Out
• Dac Input Format: Ser,SPI

FUNCTIONAL DESCRIPTION
The AD5532B can be thought of as consisting of 32 DACs and
an ADC (for ISHA mode) in a single package. In DAC mode,
a 14-bit digital word is loaded into one of the 32 DAC registers
via the serial interface. This is then converted (with gain and
offset) into an analog output voltage (V
To update a DAC’s output voltage, the required DAC is addressed
via the serial port. When the DAC address and code have been
loaded, the selected DAC converts the code.
On power-on, all the DACs, including the offset channel, are
loaded with zeros. Each of the 33 DACs is offset internally by
50 mV (typ) from GND so the outputs V
50 mV (typ) on power-on if the OFFS_IN pin is driven directly by
the on-board offset channel (OFFS_OUT), i.e., if OFFS_IN =
OFFS_OUT = 50 mV = > V
V
Output Buffer Stage—Gain and Offset
The function of the output buffer stage is to translate the 50 mV–3 V
typical output of the DAC to a wider range. This is done by
gaining up the DAC output by 3.52 and offsetting the voltage
by the voltage on OFFS_IN pin.
V
V
Table I shows how the output range on V
voltage supplied by the user:
V
(V)
0
1
2.130
V
V
Offset Voltage Channel
The offset voltage can be externally supplied by the user at
OFFS_IN or it can be supplied by an additional offset voltage
channel on the device itself. The offset can be set up in two ways.
In ISHA mode the required offset voltage is set up on V
and acquired by the offset channel. In DAC mode, the code
corresponding to the offset value is loaded directly into the
offset DAC. This offset channel’s DAC output is directly
connected to the OFFS_OUT pin. By connecting OFFS_OUT to
OFFS_IN this offset voltage can be used as the offset voltage
for the 32 output amplifiers. The offset must be chosen so
that V
Reset Function
The reset function on the AD5532B can be used to reset all nodes
on this device to their power-on-reset condition. This is imple-
mented by applying a low going pulse of between 90 ns and 200 ns
to the TRACK/RESET pin on the device. If the applied pulse is
less than 90 ns, it is assumed to be a glitch and no operation
takes place. If the applied pulse is wider than 200 ns, this pin
adopts its track function on the selected channel, V
to the output buffer, and an acquisition on the channel will not
occur until a rising edge of TRACK.
REV. A
OFFS_IN
DAC
OFFS_IN
OFFS_IN
OUT
OUT
is the output of the DAC.
is limited only by the headroom of the output amplifiers.
must be within maximum ratings.
OUT
= 50 mV.
is the voltage at the OFFS_IN pin.
is within maximum ratings.
Table I. Sample Output Voltage Ranges
V
OUT
V
(V)
0.05 to 3
0.05 to 3
0.05 to 3
=
DAC
3 52
.
(Typ)
×
V
OUT
DAC
= (Gain × V
– .
2 52
V
(V)
0.176 to 10.56
–2.34 to +8.04
–5.192 to +5.192
OUT
OUT
×
OUT
V
OUT
0–V
OFFS IN
(Typ)
DAC
relates to the offset
0 to V
OUT
_
IN
) – (Gain –1) ×
31).
is switched
OUT
31 are
IN
–11–
ISHA Mode
In ISHA mode the input voltage V
into a digital word. The noninverting input to the output buffer
(gain and offset stage) is tied to V
to avoid spurious outputs while the DAC acquires the correct
code. This is completed in 16 µs max. At this time, the updated
DAC output assumes control of the output voltage. The output
voltage of the DAC is connected to the noninverting input of
the output buffer. Since the channel output voltage is effectively
the output of a DAC, there is no droop associated with it. As
long as power is maintained to the device, the output voltage
will remain constant until this channel is addressed again. Since
the internal DACs are offset by 70 mV (max) from GND, the
minimum V
2.96 V due to the upper dead band of 40 mV (max).
Analog Input (ISHA Mode)
The equivalent analog input circuit is shown in Figure 8. The
capacitor C1 is typically 20 pF and can be attributed to pin
capacitance and 32 off-channels. When a channel is selected, an
extra 7.5 pF (typ) is switched in. This capacitor C2 is charged
to the previously acquired voltage on that particular channel
so it must charge/discharge to the new level. It is essential that the
external source can charge/discharge this additional capacitance
within 1 µs to 2 µs of channel selection so that V
acquired accurately. For this reason a low impedance source
is recommended.
Large source impedances will significantly affect the performance
of the ADC. This may necessitate the use of an input buffer
amplifier.
TRACK Function (ISHA Mode)
Normally in ISHA mode of operation, TRACK is held high and
the channel begins to acquire when it is addressed. However, if
TRACK is low when the channel is addressed, V
the output buffer and an acquisition on the channel will not
occur until a rising edge of TRACK. At this stage the BUSY pin
will go low until the acquisition is complete, at which point the
DAC assumes control of the voltage to the output buffer and
V
This is useful in an application where the user wants to ramp up
V
not need to be acquired continuously while it is ramping up.
TRACK can be kept low and only when V
desired voltage is TRACK brought high. At this stage, the
acquisition of V
In the example shown, a desired voltage is required on the output
of the pin driver. This voltage is represented by one input to a
comparator. The microcontroller/microprocessor ramps up the
input voltage on V
while the voltage on V
ally acquired. When the desired voltage is reached on the output
IN
IN
is free to change again without affecting this output value.
until V
OUT
IN
in ISHA mode is 70 mV. The maximum V
reaches a particular level (Figure 9). V
Figure 8. Analog Input Circuit
IN
V
begins.
IN
IN
through a DAC. TRACK is kept low
IN
C1
20pF
ramps up so that V
IN
during the acquisition period
ADDRESSED
IN
CHANNEL
is sampled and converted
C2
7.5pF
OUT
AD5532B
IN
IN
has reached its
is not continu-
is switched to
IN
IN
can be
does
IN
is