LPC2468 NXP Semiconductors, LPC2468 Datasheet - Page 2

no-image

LPC2468

Manufacturer Part Number
LPC2468
Description
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
FUJI
Quantity:
100
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
20 000
Part Number:
LPC2468FBD208
Manufacturer:
NXP/恩智浦
Quantity:
1 300
Part Number:
LPC2468FBD208
0
Company:
Part Number:
LPC2468FBD208
Quantity:
600
Part Number:
LPC2468FBD208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2468FBD208.551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208K
Manufacturer:
NXP/恩智浦
Quantity:
3 000
Part Number:
LPC2468FBD208K
0
NXP Semiconductors
LPC2468
Product data sheet
Dual Advanced High-performance Bus (AHB) system allows simultaneous Ethernet
DMA, USB DMA, and program execution from on-chip flash with no contention.
EMC provides support for asynchronous static memory devices such as RAM, ROM
and flash, as well as dynamic memories such as single data rate SDRAM.
Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
General Purpose DMA controller (GPDMA) on AHB that can be used with the SSP,
I
Serial Interfaces:
Other peripherals:
Standard ARM test/debug interface for compatibility with existing tools.
Emulation trace module supports real-time trace.
Single 3.3 V power supply (3.0 V to 3.6 V).
Four reduced power modes: idle, sleep, power-down, and deep power-down.
Four external interrupt inputs configurable as edge/level sensitive. All pins on port 0
and port 2 can be used as edge sensitive interrupt sources.
Processor wake-up from Power-down mode via any interrupt able to operate during
Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet
wake-up interrupt, CAN bus activity, port 0/2 pin interrupt).
2
S-bus, and SD/MMC interface as well as for memory-to-memory transfers.
16 kB SRAM for general purpose DMA use also accessible by the USB.
2 kB SRAM data storage powered from the Real-Time Clock (RTC) power domain.
Ethernet MAC with MII/RMII interface and associated DMA controller. These
functions reside on an independent AHB.
USB 2.0 full-speed dual port device/host/OTG controller with on-chip PHY and
associated DMA controller.
Four UARTs with fractional baud rate generation, one with modem control I/O, one
with IrDA support, all with FIFO.
CAN controller with two channels.
SPI controller.
Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate
for the SPI port, sharing its interrupt. SSPs can be used with the GPDMA controller.
Three I
I
the GPDMA.
SD/MMC memory card interface.
160 General purpose I/O pins with configurable pull-up/down resistors.
10-bit ADC with input multiplexing among 8 pins.
10-bit DAC.
Four general purpose timers/counters with 8 capture inputs and 10 compare
outputs. Each timer block has an external count input.
Two PWM/timer blocks with support for three-phase motor control. Each PWM has
an external count inputs.
RTC with separate power domain. Clock source can be the RTC oscillator or the
APB clock.
2 kB SRAM powered from the RTC power pin, allowing data to be stored when the
rest of the chip is powered off.
WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator,
the RTC oscillator, or the APB clock.
2
S (Inter-IC Sound) interface for digital audio input or output. It can be used with
2
C-bus interfaces (one with open-drain and two with standard port pins).
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 6 September 2011
Single-chip 16-bit/32-bit micro
LPC2468
© NXP B.V. 2011. All rights reserved.
2 of 85

Related parts for LPC2468