TUA 6020 Infineon Technologies, TUA 6020 Datasheet - Page 17

• Manufacturer Part Number: TUA 6020
• Description: IC TUNER MOPLL ANALOG 28-TSSOP
• Manufacturer: Infineon Technologies
• Series: OMNITUNE™r
• Type: Tunerr

Specifications of TUA 6020

• Applications: PAL
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP
• Pin Count: 28
• Screening Level: Commercial
• Package Type: TSSOP
• Packages: PG-TSSOP-28
• Vs (min): 4.5 V
• Vs (max): 5.5 V
• Icc (max): 84.0 mA
• Esd Protection (max): 2.0 kV
• Mounting: SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: SP000012798

TUA6020
preliminarytarget
Functional Description
The software-switched ports PLOW, PMID and PHIGH are general-purpose
open-collector outputs. The test bits T0 = 0 and T1 = 1, switch the test signals
fref (i.e.fXTAL / 64) and fdiv (divided input signal) to PMID and PLOW respec-
tively.
The lock detector resets the lock flag FL if the width of the charge pump current
pulses is wider than the period of the crystal oscillator (i.e. 250 ns). Hence, if FL
= 1, the maximum deviation of the input frequency from the programmed fre-
quency is given by
αf == I
Γ (K
) Γ=(C1+C2) / (C1ΓC2)
/ f
P
VCO
XTAL
where I
is the charge pump current, K
the VCO gain, f
the crystal oscil-
P
VCO
XTAL
lator frequency and C1, C2 the capacitances in the loop filter (
see Figure 4-1 Eval-
). As the charge pump pulses at i.e. 62.5
uation board, PAL application on page 2
kHz (= f
), it takes a maximum of 16=←s for FL to be reset after the loop has lost
ref
lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than
250 ns for eight consecutive f
periods. Therefore it takes between 128 and
ref
144=←s for FL to be set after the loop regains lock.
2
3.4.3
I
C-Bus Interface
2
Data is exchanged between the processor and the PLL via the I
C bus. The
clock is generated by the processor (input SCL), while pin SDA functions as an
input or output depending on the direction of the data (open collector, external
pull-up resistor). Both inputs have hysteresis and a low-pass characteristic,
2
which enhance the noise immunity of the I
C bus.
2
The data from the processor pass through an I
C bus controller. Depending on
their function the data are subsequently stored in registers. If the bus is free,
both lines will be in the marking state (SDA, SCL are HIGH). Each telegram
begins with the start condition and ends with the stop condition. Start condition:
SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH
while SCL remains HIGH. All further information transfer takes place during
SCL = LOW, and the data is forwarded to the control logic on the positive clock
edge.
The table ”Bit Allocation” (
)
see Table 5-4 Bit Allocation Read / Write on page 10
should be referred to the following description. All telegrams are transmitted
byte-by-byte, followed by a ninth clock pulse, during which the control logic
returns the SDA line to LOW (acknowledge condition). The first byte is com-
prised of seven address bits. These are used by the processor to select the PLL
from several peripheral components (chip select). The LSB bit (R/W) deter-
mines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the
first or third data byte determines whether a divider ratio or control information
is to follow. In each case the second byte of the same data type has to follow
the first byte.
Wireless Components
3 - 9
Specification, April 2000