74LVC3G17GD,125 NXP Semiconductors, 74LVC3G17GD,125 Datasheet - Page 10

• Manufacturer Part Number: 74LVC3G17GD,125
• Description: IC BUFF SCHMT TRG TRPL 8XSON
• Manufacturer: NXP Semiconductors
• Series: 74LVCr

Specifications of 74LVC3G17GD,125

• Logic Type: Schmitt Trigger - Buffer, Driver
• Package / Case: 8-XSON
• Number Of Elements: 3
• Number Of Bits Per Element: 1
• Current - Output High, Low: 32mA, 32mA
• Voltage - Supply: 2 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Logic Family: LVC
• Number Of Channels Per Chip: 3
• Polarity: Non-Inverting
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.65 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• High Level Output Current: - 32 mA
• Input Bias Current (max): 40 uA
• Low Level Output Current: 32 mA
• Minimum Operating Temperature: - 40 C
• Propagation Delay Time: 3.8 ns (Typ) @ 2.7 V
• Number Of Lines (input / Output): 3 / 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 74LVC3G17GD-G; 74LVC3G17GD-G; 935286864125

NXP Semiconductors
15. Application information
74LVC3G14
Product data sheet
Fig 12. Typical transfer characteristics
V
CC
= 3.0 V
The slow input rise and fall times cause additional power dissipation, this can be
calculated using the following formula:
P
ΔI
An example of a relaxation circuit using the 74LVC3G14 is shown in
add
P
f
t
t
ΔI
CC(AV)
i
r
f
add
= input frequency (MHz);
= input fall time (ns); 90 % to 10 %;
= input rise time (ns); 10 % to 90 %;
CC(AV)
= f
= additional power dissipation (μW);
i
differs with positive or negative input transitions, as shown in
× (t
(mA)
I
CC
= average additional supply current (μA).
r
14
12
10
× ΔI
8
6
4
2
0
0
All information provided in this document is subject to legal disclaimers.
CC(AV)
Rev. 8 — 19 August 2010
+ t
0.5
f
× ΔI
CC(AV)
Triple inverting Schmitt trigger with 5 V tolerant input
1
) × V
CC
1.5
where:
V
mdb627
I
(V)
2
74LVC3G14
Figure
Figure
© NXP B.V. 2010. All rights reserved.
14.
13.
10 of 23