74LVC3G17GD,125 NXP Semiconductors, 74LVC3G17GD,125 Datasheet - Page 11
![IC BUFF SCHMT TRG TRPL 8XSON](/photos/6/94/69486/8-xson_sml.jpg)
74LVC3G17GD,125
Manufacturer Part Number
74LVC3G17GD,125
Description
IC BUFF SCHMT TRG TRPL 8XSON
Manufacturer
NXP Semiconductors
Series
74LVCr
Specifications of 74LVC3G17GD,125
Logic Type
Schmitt Trigger - Buffer, Driver
Package / Case
8-XSON
Number Of Elements
3
Number Of Bits Per Element
1
Current - Output High, Low
32mA, 32mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
LVC
Number Of Channels Per Chip
3
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
High Level Output Current
- 32 mA
Input Bias Current (max)
40 uA
Low Level Output Current
32 mA
Minimum Operating Temperature
- 40 C
Propagation Delay Time
3.8 ns (Typ) @ 2.7 V
Number Of Lines (input / Output)
3 / 3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74LVC3G17GD-G
74LVC3G17GD-G
935286864125
74LVC3G17GD-G
935286864125
NXP Semiconductors
74LVC3G14
Product data sheet
Fig 13. ΔI
Fig 14. Relaxation oscillator
(1) Positive-going edge.
(2) Negative-going edge.
Linear change of V
f
CC(AV)
=
1
-- -
T
≈
as a function of V
---------------------
0.8 RC
×
1
I
between 0.8 V to 2.0 V. All values given are typical unless otherwise specified.
ΔI
(mA)
CC(AV)
CC
50
40
30
20
10
0
2
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 19 August 2010
3
C
R
Triple inverting Schmitt trigger with 5 V tolerant input
4
mna035
5
(1)
(2)
V
CC
mnb086
(V)
6
74LVC3G14
© NXP B.V. 2010. All rights reserved.
11 of 23