S1D13503 Epson Electronics America, Inc., S1D13503 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
S1D13503
Manufacturer Part Number
S1D13503
Description
S1d13503 Graphics Lcd Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet
1.S1D13503.pdf
(270 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13503F00A
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F00A2
Manufacturer:
EPSON
Quantity:
648
Part Number:
S1D13503F00A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F00A200
Manufacturer:
VISHAY
Quantity:
23 000
Company:
Part Number:
S1D13503F01A1
Manufacturer:
EPSON
Quantity:
130
Part Number:
S1D13503F01A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13503F01A2
Manufacturer:
SIEKO
Quantity:
900
Company:
Part Number:
S1D13503F01A2
Manufacturer:
EPSON
Quantity:
586
Part Number:
S1D13503F01A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
CPU Interface
Memory Interface
Display Modes
S1D13503 GRAPHICS LCD CONTROLLER
X18A-C-002-03
•
•
•
•
•
•
•
•
FEATURES
DESCRIPTION
The S1D13503 is a dot matrix graphic LCD controller supporting resolutions up to 1024x1024. It is
capable of displaying a maximum of 256 simultaneous colors out of a possible 4096 or 16 gray shades.
Design flexibility allows the S1D13503 to interface to either an MC68000 family microprocessor or an
8/16-bit MPU/bus with minimum external logic. The Static RAM (SRAM) interface used for the display
buffer is optimized for speed and performance, supporting up to 128K bytes.
Two power save modes, combined with operating voltages of 2.7 volts through 5.5 volts, allow for a wide
range of applications while providing minimum power consumption.
Pin compatible with the S1D13502.
16-bit 16 MHz MC68xxx MPU interface.
8/16-bit MPU interface controlled by a READY
(or WAIT#) signal.
Option to use built-in index register or direct-map-
ping to access one of sixteen internal registers.
8/16-bit SRAM interface configurations:
Black-and-white display.
2/4 bits-per-pixel, 4/16-level gray-scale display.
2/4/8 bits-per-pixel, 4/16/256-level color display.
128K bytes using one 64Kx16 SRAMs.
128K bytes using two 64Kx8 SRAMs.
64K bytes using two 32Kx8 SRAMs.
40K bytes using one 8Kx8 and one 32Kx8
SRAM.
32K bytes using one 32Kx8 SRAM.
16K bytes using two 8Kx8 SRAMs.
8K bytes using one 8Kx8 SRAM.
Display Support
Clock Source
Power Down Modes
Package
•
•
•
•
•
•
•
•
•
Single-panel, single-drive passive display.
Dual-panel, dual-drive passive display.
Maximum number of vertical lines:
1,024 lines (single-panel, single-drive display).
2,048 lines (dual-panel, dual-drive display).
Split screen display support allowing two different
images to be simultaneously displayed.
Virtual display support (displays images larger than
the panel size through the use of panning).
2-terminal crystal or external oscillator.
Low power consumption.
Two software power-save modes.
QFP5-100-S2 package (F00A).
QFP15-100-STD package (F01A).
GRAPHICS
S1D13503
January 2001
1