LPC2460 NXP Semiconductors, LPC2460 Datasheet - Page 33

no-image

LPC2460

Manufacturer Part Number
LPC2460
Description
Flashless 16-bit/32-bit Micro; Ethernet, Can, Isp/iap, Usb 2.0 Device/host/otg, External Memory Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2460FBD
Manufacturer:
EVERLIGHT
Quantity:
1 475
Part Number:
LPC2460FBD208
Manufacturer:
NXP
Quantity:
50
Part Number:
LPC2460FBD208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2460FBD208
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2460FBD208,551
Manufacturer:
NXP
Quantity:
180
Part Number:
LPC2460FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2460FBD208551
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
LPC2460FET208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC2460_2
Preliminary data sheet
7.12.1 Features
7.13.1 Features
7.14.1 Features
7.12 10-bit ADC
7.13 10-bit DAC
7.14 UARTs
The LPC2460 contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
The DAC allows the LPC2460 to generate a variable analog output. The maximum output
value of the DAC is V
The LPC2460 contains four UARTs. In addition to standard transmit and receive data
lines, UART1 also provides a full modem control handshake interface.
The UARTs include a fractional baud rate generator. Standard baud rates such as
115200 Bd can be achieved with any crystal frequency above 2 MHz.
Acceptance Filter can provide FullCAN-style automatic reception for selected
Standard Identifiers.
Full CAN messages can generate interrupts.
10-bit successive approximation ADC
Input multiplexing among 8 pins
Power-down mode
Measurement range 0 V to V
10-bit conversion time
Burst conversion mode for single or multiple inputs
Optional conversion on transition of input pin or Timer Match signal
Individual result registers for each ADC channel to reduce interrupt overhead
10-bit DAC
Resistor string architecture
Buffered output
Power-down mode
Selectable output drive
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
i(VREF)
Rev. 02 — 1 February 2008
.
2.44 s
i(VREF)
Fast communication chip
LPC2460
© NXP B.V. 2008. All rights reserved.
33 of 68

Related parts for LPC2460