RC28F256 Intel Corporation, RC28F256 Datasheet - Page 75

• Manufacturer Part Number: RC28F256
• Description: Intel StrataFlash Embedded Memory
• Manufacturer: Intel Corporation

www.DataSheet4U.com
14.0
14.1
Table 28.
Datasheet
Special Read States
The following sections describe non-array read states. Non-array reads can be performed in
asynchronous read or synchronous burst mode. A non-array read operation occurs as asynchronous
single-word mode. When non-array reads are performed in asynchronous page mode only the first
data is valid and all subsequent data are undefined. When a non-array read operation occurs as
synchronous burst mode, the same word of data requested will be output on successive clock edges
until the burst length requirements are satisfied.
Refer to the following waveforms for more detailed information:
Read Status Register
To read the Status Register, issue the Read Status Register command at any address. Status Register
information is available to which the Read Status Register, Word Program, or Block Erase
command was issued. Status Register data is automatically made available following a Word
Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these
command sequences outputs the device’s status until another valid command is written (e.g. Read
Array command).
The Status Register is read using single asynchronous-mode or synchronous burst mode reads.
Status Register data is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous
mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status
Register contents. However, reading the Status Register in synchronous burst mode, CE# or ADV#
must be toggled to update status data.
The Device Write Status bit (SR[7]) provides overall status of the device. Status register bits
SR[6:1] present status and error information about the program, erase, suspend, V
locked operations.
Status Register Description (Sheet 1 of 2)
Status Register (SR)
Write Status
•
•
•
Device
DWS
Figure 16, “Asynchronous Single-Word Read (ADV# Low)” on page 38
Figure 17, “Asynchronous Single-Word Read (ADV# Latch)” on page 38
Figure 19, “Synchronous Single-Word Array or Non-array Read Timing” on page 39
Bit
7
7
6
Device Write Status
(DWS)
Erase Suspend Status
(ESS)
Suspend
Status
Erase
ESS
Intel StrataFlash
6
Order Number: 306666, Revision: 001
Name
Status
Erase
ES
5
®
Embedded Memory (P30)
0 = Device is busy; program or erase cycle in progress; SR[0] valid.
1 = Device is ready; SR[6:1] are valid.
0 = Erase suspend not in effect.
1 = Erase suspend in effect.
Program
Status
PS
4
V
PP
VPPS
Status
3
Description
Suspend
Program
Status
PSS
2
Locked
Block-
Status
1-Gbit P30 Family
BLS
Default Value = 0x80
1
PP
, and block-
April 2005
Status
BEFP
BWS
0
75