S2067 AMCC (Applied Micro Circuits Corp), S2067 Datasheet - Page 11

• Manufacturer Part Number: S2067
• Description: Dual Serial Backplane Device With Dual I/o
• Manufacturer: AMCC (Applied Micro Circuits Corp)

8B/10B Decoding
After performing serial-to-parallel conversion, the
S2067 provides 8B/10B decoding of the data. The
received 10-bit codeword is decoded to recover the
original 8-bit data. The decoder also checks for er-
rors and flags, either invalid codeword errors or run-
ning disparity errors by assertion of the ERRx signal.
Error type is determined by examining the EOF out-
put in accordance with Table 8. When more than one
reportable condition occurs simultaneously, reporting
is in accordance with the rank assigned by Table 8.
Data Output
Data is output on the DOUT[0:7] outputs. K-charac-
ters are flagged using the KFLAG signal. The EOF
(with KFLAG) is used to indicate the reception of a
valid K28.5 character. Invalid codewords and decod-
ing errors are indicated on the ERR output. KFLAG,
EOF, and ERR are buffered with the data in the
FIFO to ensure that all outputs are synchronized at
the S2067 outputs. Errors are reported indepen-
dently for each channel in TCLK or REFCLK mode
operation.
June 22, 2000 / Revision C
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O
Table 8. Error and Status Reporting
E
R
0
0
0
0
1
1
1
1
R
E
O
0
0
1
1
0
0
1
1
F
K
F
L
0
1
0
1
0
1
0
1
A
G
N
h
K
o
N
K
a
C
c
b
O
o l
P
b
N
r o
a
h t
b r
e
e
2
r a
r o
t o
t o
o
p
c
C
s
e
e
8
. k
r e
r e
e r
t i
d
y t i
m
n
n
h
5 .
u
u
b
a r
e
t a
s
a
s
s
l a
e
e r
o
h t
+
p
y r
w
r E
a r
e
e
e
o i
b
o
a
c
C
. d
. d
n
r o
s
o
t c
n
n
o r
e
n
p
e
h
d r
d
d
v i
r e
r a
n i
. r
v r
a
K
K
e
n i
e
a r
y t i
2
2
e
e t
n I
i V
g
. d
h t
n (
8
8
. d
c
c
d
5 .
5 .
e
t o
e t
h
o t
l o
e t
c i
a
. -
T
. r
. d
h
a
s
t a
K
a
C
a
e t
n I
n I
n
2
b
L
s
o i
The S2067 TTL outputs are optimized to drive 65
line impedances. Internal source matching provides
good performance on unterminated lines of reason-
able length.
Parallel Output Clock Rate
Two output clock modes are supported. When
CMODE is HIGH, a complementary TTL clock at the
data rate is provided on the RCxP/N outputs. Data
should be clocked on the rising edge of RCxP. When
CMODE is LOW, a complementary TTL clock at 1/2
the data rate is provided. Data should be latched on
the rising edge of RCxP and the rising edge of
RCxN.
The S2067 will operate properly when multiple K28.5
characters are received. Byte alignment is achieved
after the first K28.5 is received. The RCxP/N clock
operates without glitches or loss of cycles.
Table 7. Output Clock Modes
y
8
s
d
e
d
K
D
5 .
b
c i
e
c i
. n
h t
v
e
e
n
m
a
a
. )
H
a
F
s
t a
e
e t
d i l
e t
d
o
l l u
n I
a
c
n
n I
e
d
f l
i r
s
a
s
d
e t
d
, e
d
C
D
t p
C
u r
h t
e
h t
M
c i
c i
c
o l
x
o l
e t
n i
o i
t a
o
t a
e t
n
a
x .
a
k c
k c
c
d
n
d
e t
n
. d
e t
e t
a
c i
n i
e
a
r o
s
M
M
. d
a
g
v
s
K
o
h t
o
e t
a
K
d
2 -
d
d
h t
d i l
t a
x
s
s i
e
e
8
x .
t a
o l
p
5 .
d
a
r a
s s
a
m
K
a
c
a t
y t i
a
h
f o
C
w
p
C
a
c
e
p
M
a r
h
h
o
C
r r
n i
a
a
O
0
1
d r
t c
R
r o
a r
a r
g
D
r e
U
E
t c
t c
n
h
h
a
b
a
t o
r e
r e
f o
s
t i
s
R
R
C
a
5
5
3
2
1
4
x
n
V
V
k
P
C
C
N /
0
0
2 /
1 /
S2067
F
0
0
e r
. q
11