MCIMX31 Motorola Semiconductor Products, MCIMX31 Datasheet - Page 9

no-image

MCIMX31

Manufacturer Part Number
MCIMX31
Description
Manufacturer
Motorola Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31CJKN5D
Manufacturer:
AVAGO
Quantity:
1 001
Part Number:
MCIMX31CJKN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31CJMN4C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31CJMN4CR2
Manufacturer:
SPANSION
Quantity:
2 500
Part Number:
MCIMX31CJMN4CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31CJMN4D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31CJMN4DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31CVKN5C
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MCIMX31CVKN5D
Manufacturer:
NXP
Quantity:
210
Part Number:
MCIMX31CVKN5D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31CVMN4D
Manufacturer:
AD
Quantity:
200
Part Number:
MCIMX31CVMN4D
Manufacturer:
FREESCALE
Quantity:
20 000
3
Signal descriptions are in the reference manual. Special signal considerations are listed following this
paragraph. The BGA ball assignment is in
Special Signal Considerations:
Freescale Semiconductor
Signal Descriptions
Tamper detect (GPIO1_6)
Tamper detect logic is used to issue a security violation. This logic is activated if the tamper detect
input is asserted.
The tamper detect logic is disabled after reset. After enabling the logic, it is impossible to disable
it until the next reset. The GPR[16] bit functions as the tamper detect enable bit.
GPIO1_6 functions similarly to other I/O with GPIO capabilities regardless of the status of the
tamper detect enable bit. (For example, the GPIO1_6 can function as an input with GPIO
capabilities, such as sampling through PSR or generating interrupts.)
Power ready (GPIO1_5)
The power ready input, GPIO1_5, should be connected to an external power management IC power
ready output signal. If not used, GPIO1_5 must either be (a) externally pulled-up to NVCC1 or (b)
a no connect, internally pulled-up by enabling the on-chip pull-up resistor. GPIO1_5 is a dedicated
input and cannot be used as a general-purpose input/output.
SJC_MOD
SJC_MOD must be externally connected to GND for normal operation. Termination to GND
through an external pull-down resistor (such as 1 kΩ) is allowed, but the value should be much
smaller than the on-chip 100 kΩ pull-up.
CE_CONTROL
CE_CONTROL is a reserved input and must be externally tied to GND through a 1 kΩ resistor.
TTM_PAD
TTM_PAD is for Freescale factory use only. Control bits indicate pull-up/down disabled. However,
TTM_PAD is actually connected to an on-chip pull-down device. Users must either float this signal
or tie it to GND.
M_REQUEST and M_GRANT
These two signals are not utilized internally. The user should make no connection to these signals.
Clock Source Select (CLKSS)
The CLKSS is the input that selects the default reference clock source providing input to the DPLL.
To select CKIH, tie CLKSS to NVCC1. To select CKIL, tie CLKSS to ground. After initialization,
the reference clock source can be changed (initial setting is overwritten) by programming the
PRCS bits in the CCMR.
MCIMX31/MCIMX31L Advance Information, Rev. 3.2
Preliminary—Subject to Change Without Notice
Section 5, “Package Information and
Pinout,”
Signal Descriptions
on page
103.
9

Related parts for MCIMX31