MPC8548E Freescale, MPC8548E Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MPC8548E
Manufacturer Part Number
MPC8548E
Description
Integrated Processor
Manufacturer
Freescale
Datasheet
1.MPC8548E.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8548ECEPXAUJB
Manufacturer:
FREESCAL
Quantity:
745
Company:
Part Number:
MPC8548ECHXAQG
Manufacturer:
FREESCAL
Quantity:
853
Company:
Part Number:
MPC8548ECHXAQG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8548ECHXAUJ
Manufacturer:
MOT
Quantity:
12 388
Company:
Part Number:
MPC8548ECHXAUJ
Manufacturer:
FREESCAL
Quantity:
591
Company:
Part Number:
MPC8548ECPXAQGB
Manufacturer:
FREESCAL
Quantity:
648
Company:
Part Number:
MPC8548ECPXAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8548ECPXATGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8548ECPXAUJB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8548ECVTAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVTAUJB
Manufacturer:
FREESCALE
Quantity:
20 000
www.DataSheet4U.com
Overview
1.1
The following list provides an overview of the MPC8548E feature set:
2
MII, GMII, TBI,
MII, GMII, TBI,
MII, GMII, TBI,
SDRAM
SDRAM
•
RTBI, RGMII,
RTBI, RGMII,
RTBI, RGMII,
RTBI, RGMII,
Flash
GPIO
IRQs
DDR
Serial
High-performance 32-bit core built on Power Architecture™ technology.
— 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can
— Signal-processing engine (SPE) APU (auxiliary processing unit). Provides an extensive
— Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)
— 36-bit real addressing
— Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set
— Memory management unit (MMU). Especially designed for embedded applications. Supports
— Enhanced hardware and software debug support
I
I
Key Features
2
2
C
C
be locked entirely or on a per-line basis, with separate locking for instructions and data.
instruction set for vector (64-bit) integer and fractional operations. These instructions use both
the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU.
floating-point instructions that use the 64-bit GPRs.
for single-precision (32-bit) floating-point instructions.
4-Kbyte–4-Gbyte page sizes.
RMII
RMII
RMII
RMII
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 4
Programmable Interrupt
Local Bus Controller
Memory Controller
Controller (PIC)
DDR/DDR2/
Controller
Controller
10/100/1Gb
10/100/1Gb
10/100/1Gb
10/100/1Gb
DUART
eTSEC
eTSEC
eTSEC
eTSEC
I
I
2
2
C
C
Figure 1. MPC8548E Block Diagram
Coherency
Security
OceaN
Module
Switch
Engine
Engine
Fabric
e500
XOR
Core Complex
512-Kbyte
L2 Cache/
SRAM
32-bit PCI Bus Interface
Bus
(If 64-bit not used)
Serial RapidIO™
64-bit PCI/PCI-X
4-Channel DMA
Bus Interface
PCI Express
32-bit PCI/
Controller
or
32-Kbyte L1
Instruction
Cache
e500 Core
Freescale Semiconductor
32-Kbyte
L1 Data
Cache
4x RapidIO
x8 PCI Express
PCI 32-bit
66 MHz
PCI/PCI-X
133 MHz