AD652 Analog Devices, AD652 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD652
Manufacturer Part Number
AD652
Description
Monolithic Synchronous Voltage-to-Frequency Converter
Manufacturer
Analog Devices
Datasheet
1.AD652.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD6521ACA
Manufacturer:
C&D
Quantity:
1 280
Company:
Part Number:
AD6521ACA
Manufacturer:
ADI
Quantity:
201
Part Number:
AD6521ACA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6521XCA
Manufacturer:
ADI
Quantity:
202
Part Number:
AD6521XCA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD6522ACA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD6522MACA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD6522NACA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
This 1 MHz full-scale frequency is then used as the clock input
to the AD652 SVFC. Since the AD652 full-scale output fre-
quency is one-half the clock frequency, the 1 MHz FS clock
frequency establishes a 500 kHz maximum output frequency for
the AD652 when its input voltage (V
has an output frequency range from 0 kHz–500 kHz which is
proportional to the product of V
REV. B
Figure 18. Frequency Output Multiplier
Figure 20. Single Line Multiplexed Data Transmission Block Diagram
1
and V
2
) is +10 V. The user thus
2
.
–11–
This can be shown in equation form, where f
output frequency and f
The scope photo in Figure 19 shows V
and the output of the F-V (bottom trace).
SINGLE-LINE MULTIPLEXED DATA TRANSMISSION
It is often necessary to measure several different signals and relay
the information to some remote location using a minimum
amount of cable. Multiple AD652 SVFC devices may be used
with a multiphase clock to combine these measurements for
serial transmission and demultiplexing. Figure 20 shows a block
diagram of a single-line multiplexed data transmission system
with high noise immunity. Figures 21, 22 and 23 show the SVFC
multiplexer, a representative means of data transmission, and an
SVFC demultiplexer respectively.
Multiplexer
Figure 21 shows the SVFC multiplexer. The clock inputs for the
several SVFC channels are generated by a TIM9904A four phase
clock driver, and the frequency outputs are combined by strapping
all the frequency output pins together (a “wire or” connection).
The one-shot in the AD652 sets the pulse width of the frequency
output pulses to be slightly shorter than one quarter of the clock
period. Synchronization is achieved by applying one of the four
available phases to a fixed TTL one-shot (’121) and combining
Figure 19. Multiplier Waveforms
f
OUT
f
OUT
= V
OUT
f
OUT
=V
f
C
1
V
is the AD652 output frequency:
= V
1
2
= V
•V
1
2(10 V ) (10 V )
2
2
1 MHz
• 5 kHz/V
10 V
10 V
1 MHz
f
C
/2
1
and V
2
C
2
is the AD654
(top two traces)
AD652