D7225G NEC, D7225G Datasheet - Page 26

• Manufacturer Part Number: D7225G
• Description: Search -----> UPD7225G
• Manufacturer: NEC

www.DataSheet4U.com
8.3 UNSYNCHRONIZED TRANSFER
8.4 PAUSE TRANSFER
modification is put off until the second rising edge of the /CS pin. In addition, the data pointer is not cleared at the
first rising edge of the /CS pin (refer to 2.5 Data Memory/Data Pointer).
middle of serial data input operation.
8.5 BLINKING ON
command (bit K0).
8.6 BLINKING OFF
8.7 DISPLAY ON
display data latch.
26
This command controls display data modification.
After this command is executed, display data is modified at the rising edge of the /CS pin.
This command disables display data modification.
After this command is executed, display data can not be modified at the first rising edge of the /CS pin; instead,
This command is used when it becomes necessary to set the /CS pin to high due to an interrupt for the CPU in the
This command sets the blinking operation status. The blinking frequency is set by the least significant bit of the
This command stops blinking operation.
After this command is executed, LCD display operation starts according to the display data contained in the
Remark
0
0
0
0
0
K0
0
0
0
0
0
0
1
1
1
0
0
0
f
CL
1
1
1
1
1
: Clock oscillation frequency
Blinking frequency (Hz)
0
1
1
1
0
0
0
0
0
0
f
f
CL
CL
0
0
1
0
0
/2
/2
Data Sheet S14308EJ6V0DS00
17
16
K0
0
0
0
1
PD7225