TDA8029 Philips Semiconductors, TDA8029 Datasheet - Page 32

no-image

TDA8029

Manufacturer Part Number
TDA8029
Description
Low power single card reader
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA8029H/101
Manufacturer:
PHI
Quantity:
430
Part Number:
TDA8029H/C101
Manufacturer:
PHI
Quantity:
102
Part Number:
TDA8029H/C101
Manufacturer:
PHI
Quantity:
1 000
Part Number:
TDA8029H101
Manufacturer:
JRC
Quantity:
96
Part Number:
TDA8029H101
Manufacturer:
PHI
Quantity:
1 000
Part Number:
TDA8029H101
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA8029HL/07
Manufacturer:
PHILIPS
Quantity:
1 977
Part Number:
TDA8029HL/07
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA8029HL/C103
Manufacturer:
SGMICRO
Quantity:
2 988
Part Number:
TDA8029HL/C103
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA8029HL/C104
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
TDA8029HL/C104
Quantity:
6 922
Part Number:
TDA8029HL/C206,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA8029HL/C207
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
TDA8029HL/C207
0
Part Number:
TDA8029HL/C207,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
8.10.2.2
Table 46 UART receive register, address Dh, read
Table 47 Description of register bits
2003 Oct 30
Symbol
Reset value
Low power single card reader
7 to 0
BIT
BIT
UART Receive Register (URR)
UR[7:0]
SYMBOL
UR7
7
0
UART receive bits. When the microcontroller wants to read data from the card, it reads
it from this register in direct convention:
With a synchronous card, only UR0 is relevant and is a copy of the state of the selected
card I/O
When needed, this register may be tied to a FIFO whose length ‘n’ is programmable
between 1 and 8; if n > 1, then no interrupt is given until the FIFO is full and the
controller may empty the FIFO when required
With a parity error:
– In protocol T = 0, the received byte is not stored in the FIFO and the error counter is
– In protocol T = 1, the character is loaded in the FIFO and the bit PE is set to the
When the FIFO is full, then bit RBF in the status register USR is set. This bit is reset
when at least one character has been read from URR
When the FIFO is empty, then bit FE is set in the status register USR as long as no
character has been received.
UR6
6
0
incremented. The error counter is programmable between 1 and 8. When the
programmed number is reached, then bit PE is set in the status register USR and
INT0_N falls LOW. The error counter must be reprogrammed to the desired value
after its count has been reached
programmed value in the parity error counter.
UR5
5
0
32
UR4
4
0
DESCRIPTION
UR3
3
0
UR2
0
2
UR1
Product specification
1
0
TDA8029
UR0
0
0

Related parts for TDA8029