74AUP1G386 NXP Semiconductors, 74AUP1G386 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74AUP1G386
Manufacturer Part Number
74AUP1G386
Description
Low-power 3-input EXCLUSIVE-OR gate
Manufacturer
NXP Semiconductors
Datasheet
1.74AUP1G386.pdf
(16 pages)
NXP Semiconductors
Table 8.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
[4]
12. Waveforms
74AUP1G386_2
Product data sheet
Symbol Parameter
C
C
Fig 7. Input A, B and C to output Y propagation delay times
L
PD
= 5 pF, 10 pF, 15 pF and 30 pF
All typical values are measured at nominal V
t
All specified values are the average typical values over all stated loads.
C
P
f
f
C
V
N = number of inputs switching;
pd
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
Measurement points are given in
Logic levels: V
power dissipation
capacitance
PD
V
Dynamic characteristics
CC
2
V
CC
f
o
2
) = sum of the outputs.
PLH
f
i
OL
N + (C
and t
and V
PHL
OH
Conditions
f
i
L
= 1 MHz; V
.
V
V
V
V
V
V
are typical output voltage drop that occur with the output load.
CC
CC
CC
CC
CC
CC
V
out of phase
CC
= 0.8 V
= 1.1 V to 1.3 V
= 1.4 V to 1.6 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V
in phase
Y output
Y output
2
…continued
A, B, C
Table
input
f
o
) where:
I
CC
= GND to V
9.
.
GND
V
V
V
V
OH
OH
OL
OL
V
Rev. 02 — 10 January 2008
I
CC
D
in W).
V
M
V
V
[3][4]
M
M
t
t
PLH
PHL
Figure
Min
-
-
-
-
-
-
8.
25 C
Typ
Low-power 3-input EXCLUSIVE-OR gate
3.4
3.5
3.6
3.7
4.3
4.9
[1]
t
t
PHL
Max
PLH
mnb147
-
-
-
-
-
-
Min
-
-
-
-
-
-
74AUP1G386
40 C to +125 C
(85 C)
www.DataSheet4U.com
Max
-
-
-
-
-
-
© NXP B.V. 2008. All rights reserved.
(125 C)
Max
-
-
-
-
-
-
Unit
pF
pF
pF
pF
pF
pF
9 of 16