AD8197A-EVALZ Analog Devices, AD8197A-EVALZ Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD8197A-EVALZ
Manufacturer Part Number
AD8197A-EVALZ
Description
4:1 HDMI/DVI Switch with Equalization; Package: EVALUATION BOARDS; No of Pins: -; Temperature Range: Industrial
Manufacturer
Analog Devices
Datasheet
1.AD8197A-EVALZ.pdf
(28 pages)
AD8197A
The length of cable that can be used in a typical HDMI/DVI
application depends on a large number of factors, including:
•
•
•
•
As such, specific cable types and lengths are not recommended
for use with a particular equalizer setting. In nearly all applica-
tions, the AD8197A equalization level can be set to high, or
12 dB, for all input cable configurations at all data rates, without
degrading the signal integrity.
PCB LAYOUT GUIDELINES
The AD8197A is used to switch two distinctly different types of
signals, both of which are required for HDMI and DVI video.
These signal groups require different treatment when laying out
a PCB.
The first group of signals carries the audiovisual (AV) data.
HDMI/DVI video signals are differential, unidirectional, and
high speed (up to 2.25 Gbps). The channels that carry the video
data must be controlled impedance, terminated at the receiver,
and capable of operating at the maximum specified system data
rate. It is especially important to note that the differential traces
that carry the TMDS signals should be designed with a controlled
differential impedance of 100 Ω. The AD8197A provides single-
ended, 50 Ω terminations on-chip for both its inputs and
outputs, and both the input and output terminations can be
enabled or disabled through the serial control interface. The
output terminations can also be enabled or disabled through the
parallel control interface. Transmitter termination is not required
by the HDMI 1.3 standard, but its inclusion improves the overall
system signal integrity.
The audiovisual (AV) data carried on these high speed channels
is encoded by a technique called transmission minimized differ-
ential signaling (TMDS) and in the case of HDMI, is also encrypted
according to the high bandwidth digital copy protection (HDCP)
standard.
The second group of signals consists of low speed auxiliary
control signals used for communication between a source and a
sink. Depending upon the application, these signals can include
the DDC bus (this is an I
and HDCP encryption keys between the source and the sink),
the consumer electronics control (CEC) line, and the hot plug
detect (HPD) line. These auxiliary signals are bidirectional, low
speed, and transferred over a single-ended transmission line
that does not need to have controlled impedance. The primary
concern with laying out the auxiliary lines is ensuring that they
Cable quality: the quality of the cable in terms of conductor
wire gauge and shielding. Thicker conductors have lower
signal degradation per unit length.
Data rate: the data rate being sent over the cable. The signal
degradation of HDMI cables increases with data rate.
Edge rates: the edge rates of the source input. Slower input
edges result in more significant data eye closure at the end
of a cable.
Receiver sensitivity: the sensitivity of the terminating
receiver.
2
C bus used to send EDID information
Rev. 0 | Page 24 of 28
conform to the I
capacitive loading.
TMDS Signals
In the HDMI/DVI standard, four differential pairs carry the
TMDS signals. In DVI, three of these pairs are dedicated to
carrying RGB video and sync data. For HDMI, audio data is
interleaved with the video data; the DVI standard does not
incorporate audio information. The fourth high speed differ-
ential pair is used for the AV data-word clock, and runs at
one-tenth the speed of the TMDS data channels.
The four high speed channels of the AD8197A are identical.
No concession was made to lower the bandwidth of the fourth
channel for the pixel clock; therefore, any channel can be used
for any TMDS signal. The user chooses which signal is routed
over which channel. Additionally, the TMDS channels are
symmetrical; therefore, the p and n of a given differential pair are
interchangeable, provided the inversion is consistent across all
inputs and outputs of the AD8197A. However, the routing
between inputs and outputs through the AD8197A is fixed.
The AD8197A buffers the TMDS signals and the input traces
can be considered electrically independent of the output traces.
In most applications, the quality of the signal on the input
TMDS traces is more sensitive to the PCB layout. Regardless of
the data being carried on a specific TMDS channel, or whether
the TMDS line is at the input or the output of the AD8197A, all
four high speed signals should be routed on a PCB in accor-
dance with the same RF layout guidelines.
Layout for the TMDS Signals
The TMDS differential pairs can be either microstrip traces,
routed on the outer layer of a board, or stripline traces, routed
on an internal layer of the board. If microstrip traces are used,
there should be a continuous reference plane on the PCB layer
directly below the traces. If stripline traces are used, they must
be sandwiched between two continuous reference planes in the
PCB stack-up. Additionally, the p and n of each differential pair
must have a controlled differential impedance of 100 Ω. The
characteristic impedance of a differential pair is a function of
several variables including the trace width, the distance separating
the two traces, the spacing between the traces and the reference
plane, and the dielectric constant of the PCB binder material.
Interlayer vias introduce impedance discontinuities that can
cause reflections and jitter on the signal path, therefore, it is
preferable to route the TMDS lines exclusively on one layer of the
board, particularly for the input traces.
In some applications, such as using multiple AD8197A devices to
construct large input arrays, the use of interlayer vias becomes
unavoidable. In these situations, the input termination feature of
the AD8197A improves system signal integrity by absorbing
reflections. Take care to use vias minimally and to place vias
symmetrically for each side of a given differential pair.
Furthermore, to prevent unwanted signal coupling and
2
C bus standard and do not have excessive