LM3S300 Luminary Micro, Inc, LM3S300 Datasheet - Page 114

no-image

LM3S300

Manufacturer Part Number
LM3S300
Description
Lm3s300 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S300-EQN25-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S300-EQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S300-IGZ25-C2
Manufacturer:
TI
Quantity:
982
Company:
Part Number:
LM3S300-IGZ25-C2
Quantity:
168
Part Number:
LM3S300-IQN25-C2
Quantity:
250
Part Number:
LM3S300-IQN25-C2
Manufacturer:
TI
Quantity:
214
Part Number:
LM3S300-IQN25-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S300-IQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Reset
Reset
Type
Type
Internal Memory
Flash Controller Raw Interrupt Status (FCRIS)
Base 0x400F.D000
Offset 0x00C
Type RO, reset 0x0000.0000
114
Bit/Field
31:2
RO
RO
1
0
31
15
0
0
RO
RO
Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C
This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled
if the corresponding FCIM register bit is set.
30
14
0
0
RO
RO
29
13
reserved
0
0
Name
PRIS
ARIS
RO
RO
28
12
0
0
RO
RO
27
11
0
0
Type
RO
RO
RO
RO
RO
26
10
0
0
RO
RO
Reset
25
0
9
0
0x0
reserved
0
0
Preliminary
RO
RO
24
0
8
0
reserved
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Programming Raw Interrupt Status
This bit indicates the current state of the programming cycle. If set, the
programming cycle completed; if cleared, the programming cycle has
not completed. Programming cycles are either write or erase actions
generated through the Flash Memory Control (FMC) register bits (see
page 112).
Access Raw Interrupt Status
This bit indicates if the flash was improperly accessed. If set, the program
tried to access the flash counter to the policy as set in the Flash Memory
Protection Read Enable (FMPREn) and Flash Memory Protection
Program Enable (FMPPEn) registers. Otherwise, no access has tried
to improperly access the flash.
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
RO
RO
19
0
3
0
RO
RO
18
0
2
0
PRIS
RO
RO
17
0
1
0
June 04, 2008
ARIS
RO
RO
16
0
0
0

Related parts for LM3S300