sc3200 Advanced Micro Devices, sc3200 Datasheet - Page 73

• Manufacturer Part Number: sc3200
• Description: Geode-tm Sc3200 Processor
• Manufacturer: Advanced Micro Devices

Signal Definitions
3.4.7
AMD Geode™ SC3200 Processor Data Book
Signal Name
A[23:0]
D15
D14
D13
D12
D11
D10
D9
D8
D[7:0]
BHE#
IOCS1#
IOCS0#
ROMCS#
DOCCS#
TRDE#
RD#
WR#
IOR#
IOW#
DOCR#
DOCW#
Sub-ISA Interface Signals
Table 3-3
Table 3-3
on page
on page
EBGA
AL12
AJ13
See
See
38.
38.
H2
G4
H3
H1
G1
G3
G3
B5
F3
F1
F1
J4
Ball No.
TEPBGA
Table 3-5
Table 3-5
on page
on page
See
See
D10
N30
A10
C30
N31
D11
54.
54.
D9
D9
E4
A9
B8
B9
A8
A8
Type
I/O
O
O
O
O
O
O
O
O
O
O
O
O
Description
Address Lines
Data Bus
Byte High Enable. With A0, defines byte
accessed for 16 bit wide bus cycles.
I/O Chip Selects
ROM or Flash ROM Chip Select
DiskOnChip or NAND Flash Chip Select
Transceiver Data Enable Control. Active
low for Sub-ISA data transfers. The signal
timing is as follows:
• In a read cycle, TRDE# has the same
• In a write cycle, TRDE# is asserted (to
Memory or I/O Read. Active on any read
cycle.
Memory or I/O Write. Active on any write
cycle.
I/O Read. Active on any I/O read cycle.
I/O Write. Active on any I/O write cycle.
DiskOnChip or NAND Flash Read. Active
on any memory read cycle to DiskOnChip.
DiskOnChip or NAND Flash Write. Active
on any memory write cycle to DiskOnChip.
timing as RD#.
active low) at the time WR# is asserted. It
continues being asserted for one PCI
clock cycle after WR# has been negated,
then it is negated.
Revision 5.1
GPIO17+TFTDCK
DOCW#+GPIO15
CLKSEL0 (Strap)
DOCR#+GPIO14
GPIO1+TFTD12
BOOT16 (Strap)
GPIO20+TFTD0
AB1C+GPIO20
IOW#+GPIO15
IOR#+GPIO14
AB1D+GPIO1
AD[31:24]
DEVSEL#
AD[23:0]
C/BE3#
C/BE2#
C/BE1#
C/BE0#
STOP#
TRDY#
GPIO0
IRDY#
Mux
PAR
---
73