cs4362 Cirrus Logic, Inc., cs4362 Datasheet - Page 16
cs4362
Manufacturer Part Number
cs4362
Description
114 Db, 192 Khz 6-channel D/a Converter
Manufacturer
Cirrus Logic, Inc.
Datasheet
1.CS4362.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cs4362-K
Manufacturer:
TDK
Quantity:
1 750
Company:
Part Number:
cs4362-K
Manufacturer:
CRYSTAL
Quantity:
329
Company:
Part Number:
cs4362-KEP
Manufacturer:
CRYSTAL
Quantity:
162
Company:
Part Number:
cs4362-KQ
Manufacturer:
Hitachi
Quantity:
55
Company:
Part Number:
cs4362-KQ
Manufacturer:
CRYSTAL
Quantity:
717
Part Number:
cs4362-KQ
Manufacturer:
CS
Quantity:
20 000
Company:
Part Number:
cs4362A-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Company:
Part Number:
cs4362A-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Company:
Part Number:
cs4362A-DQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Company:
Part Number:
cs4362A-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
16
4. REGISTER DESCRIPTION
Note:
4.1
4.1.1
4.1.2
4.1.3
4.1.4
CPEN
7
0
All registers are read/write in I²C Mode and write-only in SPI, unless otherwise noted.
Mode Control 1 (address 01h)
Control Port Enable (CPEN)
Default = 0
0 - Disabled
1 - Enabled
Function:
This bit defaults to 0, allowing the device to power-up in Stand-Alone Mode. The Control Port Mode can
be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the reg-
isters and the pin definitions will conform to Control Port Mode. To accomplish a clean power-up, the user
should write this bit within 10 ms following the release of Reset.
Freeze Controls (FREEZE)
Default = 0
0 - Disabled
1 - Enabled
Function:
This function allows modifications to be made to the registers without the changes taking effect until the
FREEZE is disabled. To make multiple changes in the Control port registers take effect simultaneously,
enable the FREEZE bit, make all register changes, then Disable the FREEZE bit.
Master Clock Divide Enable (MCLKDIV)
Default = 0
0 - Disabled
1 - Enabled
Function:
The MCLKDIV bit enables a circuit that divides the externally applied MCLK signal by 2 prior to all other
internal circuitry.
DAC Pair Disable (DACx_DIS)
Default = 0
0 - DAC Pair x Enabled
1 - DAC Pair x Disabled
Function:
When the bit is set, the respective DAC channel pair (AOUTAx and AOUTBx) will remain in a reset state.
It is advised that changes to these bits be made while the power-down (PDN) bit is enabled to eliminate
the possibility of audible artifacts.
FREEZE
6
0
MCLKDIV
5
0
Reserved
4
0
DAC3_DIS
3
0
DAC2_DIS
2
0
DAC1_DIS
1
0
CS4362
DS257F2
PDN
0
1