ad5669rbruz Analog Devices, Inc., ad5669rbruz Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
ad5669rbruz
Manufacturer Part Number
ad5669rbruz
Description
Octal, 12-/16-bit Dac, I C , 5ppm/
Manufacturer
Analog Devices, Inc.
Datasheet
1.AD5669RBRUZ.pdf
(33 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ad5669rbruz-2
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
ad5669rbruz-2
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5629R/AD5669R
V
Table 2.
Parameter
STATIC PERFORMANCE
OUTPUT CHARACTERISTICS
REFERENCE INPUTS
REFERENCE OUTPUT
LOGIC INPUTS
POWER REQUIREMENTS
DD
AD5629R
AD5669R
Zero-Code Error
Zero-Code Error Drift
Full-Scale Error
Gain Error
Gain Temperature Coefficient
Offset Error
DC Power Supply Rejection
DC Crosstalk
DC Crosstalk
Output Voltage Range
Capacitive Load Stability
DC Output Impedance
Short-Circuit Current
Power-Up Time
Reference Current
Reference Input Range
Reference Input Impedance
Output Voltage
AD5629R/AD5669R
Reference TC
Reference Output
Input Current
Input Low Voltage, V
Input High Voltage, V
Pin Capacitance
V
DD
= 2.7 V to 3.6 V, R
Resolution
Relative Accuracy
Differential Nonlinearity
Resolution
Relative Accuracy
Differential Nonlinearity
Ratio
(External Reference)
(Internal Reference)
Impedance
3
3
2
L
INL
INH
= 2 kΩ to GND, C
3
Min
12
16
0
0
1.247
2
2.7
A Grade
L
Typ
±0.5
±8
1
±2
−0.2
±2.5
±1
–80
10
5
10
25
10
2
10
0.5
30
4
40
14.6
±5
7.5
3
= 200 pF to GND, V
1
Max
±2
±0.25
±32
±1
9
−1
±1
±9
V
50
V
1.253
±3
0.8
3.6
DD
DD
Min
12
16
0
0
1.247
2
2.7
Rev. PrA | Page 5 of 33
REFIN
B Grade
Typ
±0.5
±8
1
±2
−0.2
±2.5
±1
–80
10
5
10
25
10
2
10
0.5
30
4
40
14.6
±5
7.5
3
= V
DD
1
Max
±0.25
±1
9
−1
±1
V
50
V
1.253
±3
0.8
±1
±16
±9
±15
3.6
. All specifications T
DD
DD
Unit
Bits
LSB
LSB
Bits
LSB
LSB
mV
µV/°C
% FSR
% FSR
ppm
mV
dB
µV
µV/mA
µV
µV
µV/mA
V
nF
nF
Ω
mA
µs
µA
kΩ
V
ppm/°C
kΩ
µA
V
V
pF
V
All 0s loaded to DAC register (see Figure 19)
Due to powering down (per channel)
Due to load current change
V
At ambient
All digital inputs
Conditions/Comments
See Figure 5
Guaranteed monotonic by design
(see Figure 7)
See Figure 4
Guaranteed monotonic by design
(see Figure 6)
All 1s loaded to DAC register (see Figure 21)
Of FSR/°C
V
Due to full-scale output change,
R
Due to load current change
Due to full-scale output change,
R
R
R
Coming out of power-down mode, V
V
V
V
All digital inputs at 0 or V
Preliminary Technical Data
DD
L
L
L
L
DD
REF
DD
DD
MIN
= 2 kΩ to GND or V
= 2 kΩ to GND or V
= ∞
= 2 kΩ
± 10%
= 3 V
= 3 V
= 3 V
= V
to T
DD
= 3.6 V (per DAC channel)
MAX
, unless otherwise noted.
DD
DD
DD
,
DD
= 3 V