pca85132 NXP Semiconductors, pca85132 Datasheet
pca85132
Available stocks
Related parts for pca85132
pca85132 Summary of contents
Page 1
... LCD driver for low multiplex rates Rev. 01 — 6 May 2010 1. General description The PCA85132 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) multiplexed LCD containing up to four backplanes and up to 160 segments. It can be easily cascaded for larger LCD applications. The PCA85132 is compatible with most ...
Page 2
... NXP Semiconductors 3. Ordering information Table 1. Type number PCA85132U/2DA/Q1 PCA85132U bare die; 197 bumps; PCA85132U/2DB/Q1 PCA85132U bare die; 197 bumps; [1] Bump hardness see 4. Marking Table 2. Type number PCA85132U/2DA/Q1 PCA85132U/2DB/Q1 PCA85132_1 Product data sheet Ordering information Package Name Description 6.5 × 1.16 × 0.40 mm 6.5 × 1.16 × 0.40 mm Table 25 ...
Page 3
... LCD LCD BIAS GENERATOR V SS CLK CLOCK SELECT AND TIMING SYNC OSC OSCILLATOR SCL INPUT FILTERS SDA Fig 1. Block diagram of PCA85132 PCA85132_1 Product data sheet BP0 BP1 BP2 BP3 BACKPLANE OUTPUTS LCD VOLTAGE SELECTOR DISPLAY CONTROL PCA85132 BLINKER TIMEBASE COMMAND POWER-ON ...
Page 4
... Pinning information 6.1 Pinning PCA85132 Viewed from active side. For mechanical details, see Fig 2. Pinning diagram of PCA85132 + Figure 31. 013aaa060 ...
Page 5
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Description 2 I C-bus acknowledge output 2 I C-bus serial data input ...
Page 6
... LCD segment or dot matrix displays (see Figure backplanes and up to 160 segments. The display configurations possible with the PCA85132 depend on the required number of active backplane outputs. A selection of display configurations is given in All of the display configurations given in as shown in Fig 3 ...
Page 7
... The internal oscillator is selected by connecting pin OSC to V power supplies (V 7.1 Power-On Reset (POR) At power-on the PCA85132 resets to the following starting conditions: • All backplane and segment outputs are set to V • The selected drive mode is 1:4 multiplex with • ...
Page 8
... LCD off(RMS) > LCD th ⁄ 1 bias are possible but the discrimination and and is determined from off(RMS) PCA85132 RMS D = ------------------------ - off RMS ∞ 2.236 2.236 1.915 1.732 Equation 1: (1) Equation ...
Page 9
... LCD LCD off RMS is sometimes referred as the LCD operating voltage. LCD All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates V = 2.449V ( ) ( ) off RMS off RMS × 2.309V ...
Page 10
... V (t). state2 (Sn+1) BP0 off(RMS) Static drive mode waveforms All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Figure T fr LCD segments state 1 state 2 (on) (off) 013aaa207 © NXP B.V. 2010. All rights reserved. ...
Page 11
... NXP Semiconductors 7.4.2 1:2 multiplex drive mode When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCA85132 allows the use of Figure 7. Fig 6. PCA85132_1 Product data sheet ⁄ bias LCD V /2 BP0 LCD LCD BP1 V /2 LCD V SS ...
Page 12
... BP1 V = 0.333V . off(RMS) LCD Waveforms for the 1:2 multiplex drive mode with All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates T fr LCD segments state 1 state 2 (a) Waveforms at driver. (b) Resultant waveforms 013aaa209 at LCD segment. ⁄ ...
Page 13
... BP1 V = 0.333V . off(RMS) LCD Waveforms for the 1:3 multiplex drive mode with All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates T fr LCD segments state 1 state 2 (a) Waveforms at driver. (b) Resultant waveforms 013aaa210 at LCD segment. ⁄ ...
Page 14
... Sn BP1 V = 0.333V . off(RMS) LCD Waveforms for the 1:4 multiplex drive mode with All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates T fr state 1 state 2 013aaa211 at LCD segment. ⁄ 1 bias 3 LCD segments © ...
Page 15
... NXP Semiconductors 7.5 Oscillator The internal logic and the LCD drive signals of the PCA85132 are timed by a frequency f which either is derived from the built-in oscillator frequency f clk f = clk or equals an external clock frequency clk Remark: A clock signal must always be supplied to the device; removing the clock may freeze the LCD state, which is not suitable for the liquid crystal ...
Page 16
... BP1, BP2, and BP3 respectively. PCA85132_1 Product data sheet Figure 10, shows the rows which correspond with the All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates © NXP B.V. 2010. All rights reserved ...
Page 17
... NXP Semiconductors Fig 10. Display RAM bitmap When display data is transmitted to the PCA85132 the received display bytes are stored in the display RAM in accordance with the selected LCD drive mode. The data is stored as it arrives and does not wait for the acknowledge cycle as with the commands. Depending on the current multiplex drive mode, data is stored singularly, in pairs, triples, or quadruples ...
Page 18
LCD segments LCD backplanes S a n+2 BP0 n+3 n+1 static n+5 n n+6 BP0 1 ...
Page 19
... The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCA85132 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 27 display data byte transmitted in 1:3 multiplex mode) ...
Page 20
... NXP Semiconductors The PCA85132 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank-select command may request the contents of row selected for display instead of the contents of row 0. In the 1:2 multiplex mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled ...
Page 21
... NXP Semiconductors By connecting pin SDAACK to pin SDA on the PCA85132, the SDA line becomes fully 2 I C-bus compatible. In COG applications where the track resistance from the SDAACK pin to the system SDA line can be significant, possibly a voltage divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance consequence it may be possible that the acknowledge generated by the PCA85132 can’ ...
Page 22
... SCL from 1 master S START condition 2 C-bus All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates SLAVE MASTER TRANSMITTER/ TRANSMITTER RECEIVER Figure 15. not acknowledge acknowledge 2 8 clock pulse for ...
Page 23
... Bit The PCA85132 is a write-only device and will not respond to a read access, therefore bit 0 should always be logic 0. Bit 1 of the slave address byte, that a PCA85132 will respond to, is defined by the level tied to its SA0 input (V Having two reserved slave addresses allows the following on the same I • ...
Page 24
... In this way it is possible to configure the device and then fill the display RAM with little overhead. The command bytes and control bytes are also acknowledged by all addressed PCA85132 connected to the bus. The display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter; see ...
Page 25
... NXP Semiconductors The acknowledgement after each byte is made only by the (A0 and A1) addressed PCA85132. After the last (display) byte, the I Alternatively a START may be asserted to RESTART an I 7.17 Command decoder The command decoder identifies command bytes that arrive on the I commands available to the PCA85132 are defined in Table 9 ...
Page 26
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Table [1] 1:2 multiplex RAM bits 0 and 1 RAM bits 2 and 3 RAM bits 0 and 1 RAM bits 2 and 3 [2] [3] © NXP B.V. 2010. All rights reserved. ...
Page 27
... Power-on and reset value. 7.18 Display controller The display controller executes the commands identified by the command decoder. It contains the status registers of the PCA85132 and co-ordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order. ...
Page 28
... SYNC, T1, T2, A0, A1, OSC, CLK, SA0 V SS All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates SDAACK, SCL, SDA, T3, V LCD V SS 013aaa221 © NXP B.V. 2010. All rights reserved. ...
Page 29
... Ref. 7 “JESD78” °C). All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates ) is off, or vice versa. This may cause unwanted DD and V must be applied or removed together. LCD ...
Page 30
... pin OSC CLK, A0, A1, SA0, SDA, and SCL All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates ° +95 C; unless otherwise specified. Min Typ 1.8 - 1.8 - [1][2][3] - ...
Page 31
... C to +95 C; unless otherwise specified. Min Typ −30 [5][ 1.5 - 2 5.0 V and RAM written with all logic 1. LCD DD I internal DD I external PCA85132 Max Unit + kΩ 5 kΩ 001aal014 6 V (V) DD © NXP B.V. 2010. All rights reserved ...
Page 32
... V DD(LCD) LCD All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates 001aal111 (V) LCD © NXP B.V. 2010. All rights reserved. ...
Page 33
... SDA and SCL signals of both SDA and SCL signals see Table 16 All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates ° +95 C; unless otherwise specified. Min [1][2][3] 1600 1800 2060 Hz [4] ...
Page 34
... V ± 0.5 V; frame frequency prescaler = 011 typical. Condition The frame frequency ( calculated from the clock frequency (f fr described in Table 16. All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates max 3.9 % 3.9 % typ min 20 ...
Page 35
... HD;DAT LOW SCL t VD;ACK t t HD;STA All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates CLK t clk(L) t VD;ACK t HIGH clock t BUF t SU;STO clock ...
Page 36
... The value for t DD r(max and the bus capacitance (C r due to the specified minimum PU Table 18 function of V PU(min) . The values for R PU Figure 26. PCA85132 ) due to the PU related DD is 300 ns. (6) (7) (8) (9) (10) (11) ) and will be b (12 (13) PU(max) © NXP B.V. 2010. All rights reserved. ...
Page 37
... PU(min) 2 C-bus acknowledge line (SDAACK) are split. Both SDA SDAACK two wire mode All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates 001aak441 260 300 340 380 420 460 C b 001aak440 3 ...
Page 38
... PCA85132 with different SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCA85132 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCA85132 to assert SYNC ...
Page 39
... In the cascaded applications, the OSC pin of the PCA85132 with subaddress 0 is connected to V the CLK pin. The other PCA85132 devices are having the OSC pin connected to V meaning that these devices are ready to receive external clock, the signal being provided by the device with subaddress 0. ...
Page 40
... NXP Semiconductors V LCD V DD PROCESSOR/ CONTROLLER V SS (1) Is master (OSC connected to V (2) Is slave (OSC connected to V Fig 28. Cascaded configuration with two PCA85132 using the internal clock of the master PCA85132_1 Product data sheet SYNC t r ≤ SDA HOST MICRO- SCL ...
Page 41
... NXP Semiconductors V LCD V DD PROCESSOR/ CONTROLLER V SS (1) Is master (OSC connected to V (2) Is slave (OSC connected to V Fig 29. Cascaded configuration with one PCA85132 and one PCA85133 using the internal PCA85132_1 Product data sheet SYNC t r ≤ SDA HOST MICRO- SCL ...
Page 42
... NXP Semiconductors Fig 30. Synchronization of the cascade for the various PCA85132 drive modes PCA85132_1 Product data sheet = BP0 SYNC (a) static drive mode BP1 (1/2 bias) BP1 (1/3 bias) SYNC (b) 1:2 multiplex drive mode BP2 (1/3 bias) SYNC (c) 1:3 multiplex drive mode BP3 (1/3 bias) SYNC (d) 1:4 multiplex drive mode All information provided in this document is subject to legal disclaimers. Rev. 01 — ...
Page 43
... Unit max 0.018 mm nom 0.40 0.015 0.380 0.0338 min 0.012 Note 1. Dimension not drawn to scale. Outline version IEC PCA85132U Fig 31. Bare die outline of PCA85132 PCA85132_1 Product data sheet 197 detail scale (1) (1) (1) ( ...
Page 44
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Symbol Bump X (μm) S68 100 750.2 S69 101 696.2 S70 102 642.2 S71 103 588 ...
Page 45
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Symbol Bump X (μm) −1494.2 S103 139 −1548.2 S104 140 −1602.2 S105 141 −1656.2 ...
Page 46
... S130 Table Alignment marking Figure 31. Size (μm) 121.5 × 121.5 121.5 × 121.5 All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Symbol Bump X (μm) −2431.2 S142 178 −2377.2 S143 179 − ...
Page 47
... Pressure of diamond head PCA85132_1 Product data sheet REF S1 Gold bump hardness Min 60 35 All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates REF C1 001aah849 [1] Max Unit 120 © NXP B.V. 2010. All rights reserved. ...
Page 48
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Value 8.8 mm 3.6 mm 6.65 mm 1.31 mm 50 ...
Page 49
... Random Access Memory Root Mean Square Serial Clock Line Serial DAta Line All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates marking code 001aaj643 © NXP B.V. 2010. All rights reserved ...
Page 50
... Product data sheet 2 C-bus specification and user manual Data sheet status Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates Change notice Supersedes - - © NXP B.V. 2010. All rights reserved. ...
Page 51
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates © NXP B.V. 2010. All rights reserved ...
Page 52
... I C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 01 — 6 May 2010 PCA85132 LCD driver for low multiplex rates © NXP B.V. 2010. All rights reserved ...
Page 53
... Max value of pull-up resistor . . . . . . . . . . . . . 36 Min value of pull-up resistor . . . . . . . . . . . . . . 36 SDA and SDAACK configuration . . . . . . . . . . 37 Cascaded operation Bare die outline . . . . . . . . . . . . . . . . . . . . . . . . 43 Packing information . . . . . . . . . . . . . . . . . . . . 48 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 49 References Revision history . . . . . . . . . . . . . . . . . . . . . . . 50 Legal information . . . . . . . . . . . . . . . . . . . . . . 51 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 51 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Contact information . . . . . . . . . . . . . . . . . . . . 52 Contents Date of release: 6 May 2010 Document identifier: PCA85132_1 All rights reserved. ...