m41t93 STMicroelectronics, m41t93 Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m41t93
Manufacturer Part Number
m41t93
Description
Serial Spi Bus Rtc With Battery Switchover
Manufacturer
STMicroelectronics
Datasheet
1.M41T93.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m41t93RMV6
Manufacturer:
ST
Quantity:
20 000
Part Number:
m41t93RMY6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m41t93RMY6F
Manufacturer:
NSC
Quantity:
456
Company:
Part Number:
m41t93RQA6F
Manufacturer:
ST
Quantity:
2 403
Part Number:
m41t93S
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m41t93SMY6F
Manufacturer:
ST
Quantity:
1 964
Company:
Part Number:
m41t93SQA6F
Manufacturer:
STMicroelectronics
Quantity:
1 934
Company:
Part Number:
m41t93SQA6F
Manufacturer:
ST
Quantity:
842
Part Number:
m41t93ZMY6
Manufacturer:
ST
Quantity:
20 000
3.8.1
Note:
3.8.2
3.8.3
3.8.4
30/51
TI/TP
●
●
If an alarm condition, watchdog time-out, oscillator failure, or OUT = 0 cause IRQ/FT/OUT to
be asserted low, then IRQ/FT/OUT will remain asserted even if TI/TP is set to '1.' When in
pulse mode (TI/TP = 1), clearing the TF Bit will not stop the pulses on IRQ/FT/OUT. The
output pulses will only stop if TE, TIE, or TI/TP are reset to '0.'
Table 8.
1. TF and IRQ/FT/OUT become active simultaneously.
2. n = loaded countdown timer value. The timer is stopped when n = 0.
TF
At the end of a timer countdown, TF is set to logic '1.' If both timer and alarm interrupts are
required in the application, the source of the interrupt can be determined by reading the flag
bits. The timer will auto-reload and continue to count down regardless of the state of TF Bit
(or TI/TP Bit). The TF Bit is cleared by reading the Flags Register.
TIE
In Level mode (TI/TP = 0), when TF is asserted, the interrupt is asserted (if TIE = 1). To
clear the interrupt, the TF Bit or the TIE Bit must be reset.
TE
●
●
TI/TP = 0
IRQ/FT/OUT is active when TF is logic '1' (subject to the status of the Timer Interrupt
Enable Bit (TIE).
TI/TP = 1
IRQ/FT/OUT pulses active according to
TE = 0
When the Timer Register (10h) is set to ‘0,’ the timer is disabled.
TE = 1
The timer is enabled. TE is reset (disabled) on power-down. When re-enabled, the
counter will begin from the same value as when it was disabled.
Source clock (Hz)
Interrupt operation (Bit TI/TP = 1)
4096
1/60
64
1
n
1/8192
1/128
(2)
1/64
1/64
Table 8
= 1
(subject to the status of the TIE Bit).
IRQ
(1)
Period(s)
1/4096
n > 1
1/64
1/64
1/64