saa7130hl-v1 NXP Semiconductors, saa7130hl-v1 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7130hl-v1
Manufacturer Part Number
saa7130hl-v1
Description
Pci Video Broadcast Decoder
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7130HL-V1.pdf
(46 pages)
Philips Semiconductors
SAA7130HL_4
Product data sheet
Fig 8. MMU implementation (shown bit width indication is valid for 4 kB mode)
0000Fh
0001Fh
00000h
00007h
00017h
physical memory
6.4.5 Status and interrupts on PCI-bus
6.5 Analog TV standards
= page table
= allocated memory space
The SAA7130HL provides a set of status information about internal signal processing,
video standard detection, peripheral inputs and outputs (pins GPIO) and behavior on the
PCI-bus. This status information can be conditionally enabled to raise an interrupt on the
PCI-bus, e.g. completion of a certain DMA channel or buffer, or change in a detected
TV standard, or the state of peripheral devices.
The cause of an issued interrupt is reported in a dedicated register, even if the original
condition has changed before the system was able to investigate the interrupt.
Analog TV signals are described in three categories of standards:
TV signals that are broadcast usually conform fairly accurately to the standards.
Transmission over the air or through a cable can distort the signal with noise, echoes,
crosstalk or other disturbances.
•
•
•
Basic TV systems: defining frame rate, number of lines per field, levels of
synchronization signals, blanking, black and white, signal bandwidth and the
RF modulation scheme
Color transmission: defining color coding and modulation method
Sound and stereo: defining coding for transmission
000h
007h
015h
00001000h
00008000h
00009000h
0000A000h
0000D000h
00011000h
00014000h
00016000h
0001E000h
page table
Rev. 04 — 11 April 2006
(VIRTUAL ADDRESS SPACE)
DMA DEFINITIONS
PCI video broadcast decoder
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
SAA7130HL
TRANSFER AND
real-time streams
physical address
TRANSLATION
GENERATION
space on PCI
PHYSICAL
ADDRESS
ADDRESS
CONTROL
VIRTUAL
POOL
FIFO
DMA
PCI
TO
mhb996
19 of 46